{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T04:03:29Z","timestamp":1746245009983,"version":"3.40.4"},"publisher-location":"Cham","reference-count":12,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319059594"},{"type":"electronic","value":"9783319059600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-05960-0_7","type":"book-chapter","created":{"date-parts":[[2014,4,9]],"date-time":"2014-04-09T03:47:35Z","timestamp":1397015255000},"page":"73-84","source":"Crossref","is-referenced-by-count":3,"title":["Faster FPGA Debug: Efficiently Coupling Trace Instruments with User Circuitry"],"prefix":"10.1007","author":[{"given":"Eddie","family":"Hung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeffrey B.","family":"Goeders","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"Sohanghpurwala, A.A., Athanas, P., Frangieh, T., Wood, A.: OpenPR: An Open-Source Partial-Reconfiguration Toolkit for Xilinx FPGAs. In: 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum, Number Xdl, pp. 228\u2013235. IEEE (May 2011)","DOI":"10.1109\/IPDPS.2011.146"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Poulos, Z., Yang, Y.S., Anderson, J., Veneris, A., Le, B.: Leveraging Reconfigurability to Raise Productivity in FPGA Functional Debug. In: Proc. of the Conf. on Design, Automation Test in Europe, pp. 292\u2013295 (March 2012)","DOI":"10.1109\/DATE.2012.6176481"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Iskander, Y.S., Patterson, C.D., Craven, S.D.: Improved Abstractions and Turnaround Time for FPGA Design Validation and Debug. In: Proc. of the 21st Int\u2019l Conf. on Field Programmable Logic and Applications, pp. 518\u2013523 (September 2011)","DOI":"10.1109\/FPL.2011.102"},{"key":"7_CR4","doi-asserted-by":"publisher","first-page":"1103","DOI":"10.1109\/TVLSI.2012.2202409","volume":"21","author":"E. Hung","year":"2013","unstructured":"Hung, E., Wilton, S.J.E.: Scalable Signal Selection for Post-Silicon Debug. IEEE Trans. on Very Large Scale Integration (VLSI) Systems\u00a021, 1103\u20131115 (2013)","journal-title":"IEEE Trans. on Very Large Scale Integration (VLSI) Systems"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Hung, E., Wilton, S.J.E.: Incremental Trace-Buffer Insertion for FPGA Debug. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (accepted for publication April 2013)","DOI":"10.1109\/TVLSI.2013.2255071"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Hung, E., Wilton, S.J.E.: Towards Simulator-like Observability for FPGAs: A Virtual Overlay Network for Trace-Buffers. In: Proc. of the 21st ACM\/SIGDA Int\u2019l Symp. on Field-Programmable Gate Arrays, pp. 19\u201328 (February 2013)","DOI":"10.1145\/2435264.2435272"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Rose, J., Luu, J., Yu, C.W., Densmore, O., Goeders, J., Somerville, A., Kent, K.B., Jamieson, P., Anderson, J.: The VTR Project: Architecture and CAD for FPGAs from Verilog to Routing. In: Proc. of the 20th ACM\/SIGDA Int\u2019l Symp. on Field-Programmable Gate Arrays, pp. 77\u201386 (February 2012)","DOI":"10.1145\/2145694.2145708"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Hung, E., Jamal, A.-S., Wilton, S.J.E.: Maximum Flow Algorithms for Maximum Observability in FPGA Debug. In: Proc. of the 12th Int\u2019l Conf. on Field-Programmable Technology (December 2013) (to appear)","DOI":"10.1109\/FPT.2013.6718324"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Wheeler, T., Graham, P., Nelson, B.E., Hutchings, B.: Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification. In: Proc. of the 11th Int\u2019l Conf. on Field Programmable Logic and Applications, pp. 483\u2013492 (August 2001)","DOI":"10.1007\/3-540-44687-7_50"},{"key":"7_CR10","unstructured":"Aeroflex Gaisler: GRLIB IP Core User\u2019s Manual \u2013 v1.3.1 B4135 (August 2013), http:\/\/www.gaisler.com\/products\/grlib\/grip.pdf"},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"Steiner, N., Wood, A., Shojaei, H., Couch, J., Athanas, P., French, M.: Torc: Towards an Open-Source Tool Flow. In: Proc. of the 19th ACM\/SIGDA Int\u2019l Symp. on Field-Programmable Gate Arrays, pp. 41\u201344 (February 2011)","DOI":"10.1145\/1950413.1950425"},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"Murray, K.E., Whitty, S., Liu, S., Luu, J., Betz, V.: Titan: Enabling large and complex benchmarks in academic CAD. In: Proc. of the 23rd Int\u2019l Conf. on Field Programmable Logic and Applications, pp. 1\u20138 (September 2013)","DOI":"10.1109\/FPL.2013.6645503"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools, and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-05960-0_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T09:25:25Z","timestamp":1746177925000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-05960-0_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319059594","9783319059600"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-05960-0_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]}}}