{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T10:27:13Z","timestamp":1725791233157},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319059594"},{"type":"electronic","value":"9783319059600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-05960-0_9","type":"book-chapter","created":{"date-parts":[[2014,4,8]],"date-time":"2014-04-08T23:47:35Z","timestamp":1397000855000},"page":"97-107","source":"Crossref","is-referenced-by-count":1,"title":["Towards Dynamic Cache and Bandwidth Invasion"],"prefix":"10.1007","author":[{"given":"Carsten","family":"Tradowsky","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Schreiber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Malte","family":"Vesper","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan","family":"Domladovec","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maximilian","family":"Braun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Joachim","family":"Bungartz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Bader, M., Bungartz, H.-J., Gerndt, M., Hollmann, A., Weidendorfer, J.: Invasive programming as a concept for hpc. In: Proc. of the 10h IASTED Int. Conf. on Par. and Dist. Comp. and Netw. (2011)","DOI":"10.2316\/P.2011.719-070"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Brechmann, E.C., Schepsmeier, U.: Modeling dependence with c-and d-vine copulas: The r-package cdvine. Journal of Statistical Software\u00a052 (2012)","DOI":"10.18637\/jss.v052.i03"},{"key":"9_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1064","DOI":"10.1007\/11823285_112","volume-title":"Euro-Par 2006 Parallel Processing","author":"H.-J. Bungartz","year":"2006","unstructured":"Bungartz, H.-J., Mehl, M., Weinzierl, T.: A Parallel Adaptive Cartesian PDE Solver Using Space\u2013Filling Curves. In: Nagel, W.E., Walter, W.V., Lehner, W. (eds.) Euro-Par 2006. LNCS, vol.\u00a04128, pp. 1064\u20131074. Springer, Heidelberg (2006)"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Bungartz, H.-J., Riesinger, C., Schreiber, M., Snelting, G., Zwinkau, A.: Invasive Computing in HPC with X10. In: X10 Workshop, X10 2013 (2013)","DOI":"10.1145\/2481268.2481274"},{"key":"9_CR5","unstructured":"Damien, G.: Study of different cache line replacement algorithms in embedded systems. PhD thesis, KTH (2007)"},{"key":"9_CR6","unstructured":"Gerndt, M., Hollmann, A., Meyer, M., Schreiber, M., Weidendorfer, J.: Invasive computing with iomp. In: Specification and Design Languages, FDL (2012)"},{"key":"9_CR7","doi-asserted-by":"crossref","unstructured":"Gordon-Ross, A., Vahid, F.: A self-tuning configurable cache. In: Proceedings of the 44th Annual Conference on Design Automation, DAC (2007)","DOI":"10.1145\/1278480.1278537"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Heinecke, A., Trinitis, C.: Cache-oblivious matrix algorithms in the age of multi- and many-cores. In: Concurrency and Computation: Practice and Experience (2012)","DOI":"10.1002\/cpe.2974"},{"key":"9_CR9","unstructured":"Henkel, J., Bauer, L., H\u00fcbner, M., Grudnitsky, A.: i-Core: A run-time adaptive processor for embedded multi-core systems. In: International Conference on Engineering of Reconfigurable Systems and Algorithms (2011)"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Ji, X., Nicolaescu, D., Veidenbaum, A., Nicolau, A., Gupta, R.: Compiler Directed Cache Assist Adaptivity. In: High Performance Computing (2000)","DOI":"10.1007\/3-540-39999-2_9"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Malik, A., Moyer, B., Cermak, D.: A low power unified cache architecture providing power and performance flexibility (poster session). In: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (2000)","DOI":"10.1145\/344166.344610"},{"key":"9_CR12","unstructured":"Marty, M.R.: Cache Coherence Techniques for Multicore Proc. PhD thesis (2008)"},{"key":"9_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1007\/3-540-44570-6_15","volume-title":"Intelligent Memory Systems","author":"D. Nicolaescu","year":"2001","unstructured":"Nicolaescu, D., Ji, X., Veidenbaum, A.V., Nicolau, A., Gupta, R.: Compiler-directed cache line size adaptivity. In: Chong, F.T., Kozyrakis, C., Oskin, M. (eds.) IMS 2000. LNCS, vol.\u00a02107, p. 183. Springer, Heidelberg (2001)"},{"key":"9_CR14","unstructured":"Nowak, F., Buchty, R., Karl, W.: A Run-time Reconfigurable Cache Architecture. In: International Conference on Parallel Computing: Architectures, Algorithms and Applications (2007)"},{"key":"9_CR15","unstructured":"Nowak, F., Buchty, R., Karl, W.: Adaptive Cache Infrastructure: Supporting dynamic Program Changes following dynamic Program Behavior. In: Proceedings of the 9th Workshop on Parallel Systems and Algorithms, PASA (2008)"},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"Ogita, T., Rump, S.M., Oishi, S.: Accurate sum and dot product. SIAM Journal on Scientific Computing\u00a026 (2005)","DOI":"10.1137\/030601818"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"R\u00fcde, U.: Mathematical and computational techniques for multilevel adaptive methods. Society for Industrial and Applied Mathematics (1993)","DOI":"10.1137\/1.9781611970968"},{"key":"9_CR18","doi-asserted-by":"crossref","unstructured":"Schreiber, M., Bungartz, H.-J., Bader, M.: Shared memory parallelization of fully-adaptive simulations using a dynamic tree-split and -join approach. In: IEEE Int. Conf. on High Performance Comp, HiPC (2012)","DOI":"10.1109\/HiPC.2012.6507479"},{"key":"9_CR19","doi-asserted-by":"crossref","unstructured":"Tradowsky, C., Thoma, F., Hubner, M., Becker, J.: Lisparc: Using an architecture description language approach for modelling an adaptive processor microarchitecture (best work-in-progress (wip) paper award). In: 7th IEEE International Symposium on Industrial Embedded Systems, SIES (2012)","DOI":"10.1109\/SIES.2012.6356596"},{"key":"9_CR20","doi-asserted-by":"crossref","unstructured":"Zhang, C., Vahid, F., Najjar, W.: A Highly Configurable Cache Architecture for Embedded Systems. In: 30th Annual Int. Symp. on Computer Architecture (2003)","DOI":"10.1145\/859618.859635"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools, and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-05960-0_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,26]],"date-time":"2019-05-26T10:49:37Z","timestamp":1558867777000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-05960-0_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319059594","9783319059600"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-05960-0_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]}}}