{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:02:04Z","timestamp":1725793324521},"publisher-location":"Cham","reference-count":13,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319063195"},{"type":"electronic","value":"9783319063201"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-06320-1_17","type":"book-chapter","created":{"date-parts":[[2014,4,27]],"date-time":"2014-04-27T20:59:27Z","timestamp":1398632367000},"page":"217-231","source":"Crossref","is-referenced-by-count":2,"title":["A Progressive Dual-Rail Routing Repair Approach for FPGA Implementation of Crypto Algorithm"],"prefix":"10.1007","author":[{"given":"Chenyang","family":"Tu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Neng","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"de la Torre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zeyi","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Limin","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"17_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P.C. Kocher","year":"1999","unstructured":"Kocher, P.C., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 388\u2013397. Springer, Heidelberg (1999)"},{"key":"17_CR2","first-page":"234","volume-title":"FPL","author":"J.A. Clarke","year":"2007","unstructured":"Clarke, J.A., Constantinides, G.A., Cheung, P.Y.K.: On the feasibility of early routing capacitance estimation for FPGAs. In: FPL, pp. 234\u2013239. IEEE Press, New York (2007)"},{"key":"17_CR3","first-page":"1","volume-title":"International Conference on Reconfigurable Computing and FPGAs","author":"W. He","year":"2012","unstructured":"He, W., Otero, A., de la Torre, E., et al.: Automatic generation of identical routing pairs for FPGA implemented DPL logic. In: International Conference on Reconfigurable Computing and FPGAs, pp. 1\u20136. IEEE Press, New York (2012)"},{"key":"17_CR4","unstructured":"Tiri, K., Verbauwhede, I.: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: Proceedings of the Conference on Design, Automation and Test in Europe, vol.\u00a01, pp. 246\u2013251. IEEE Computer Society (2004)"},{"key":"17_CR5","unstructured":"Tiri, K., Verbauwhede, I.: Synthesis of Secure FPGA Implementations. In: The Proceedings of the International Workshop on Logic and Synthesis (IWLS 2004), pp. 224\u2013231 (June 2004)"},{"key":"17_CR6","first-page":"353","volume-title":"International Conference on Field-Programmable Technology","author":"C. Lavin","year":"2010","unstructured":"Lavin, C., Padilla, M., Lundrigan, P., et al.: Rapid prototyping tools for FPGA designs: RapidSmith. In: International Conference on Field-Programmable Technology, pp. 353\u2013356. IEEE Press, New York (2010)"},{"key":"17_CR7","first-page":"506","volume-title":"21st IEEE International Conference on Field Programmable Logic and Applications","author":"R. Velegalati","year":"2011","unstructured":"Velegalati, R., Kaps, J.-P.: Improving Security of SDDL Designs Through Interleaved Placement on Xilinx FPGAs. In: 21st IEEE International Conference on Field Programmable Logic and Applications, Crete, Greece, pp. 506\u2013511. IEEE Press, New York (2011)"},{"key":"17_CR8","doi-asserted-by":"crossref","unstructured":"Shah, S., Velegalati, R., Kaps, J.-P., Hwang, D.: Investigation of DPA Resistance of Block RAMs in Cryptographic Implementations on FPGAs. In: Prasanna, V.K., Becker, J., Cumplido, R. (eds.) ReConFig, pp. 274\u2013279. IEEE Computer Society (2010)","DOI":"10.1109\/ReConFig.2010.80"},{"key":"17_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1052","DOI":"10.1007\/978-3-540-30117-2_125","volume-title":"Field Programmable Logic and Application","author":"K. Tiri","year":"2004","unstructured":"Tiri, K., Verbauwhede, I.: Secure Logic Synthesis. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol.\u00a03203, pp. 1052\u20131056. Springer, Heidelberg (2004)"},{"key":"17_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1007\/978-3-642-29912-4_4","volume-title":"Constructive Side-Channel Analysis and Secure Design","author":"W. He","year":"2012","unstructured":"He, W., de la Torre, E., Riesgo, T.: An interleaved EPE-immune PA-DPL structure for resisting concentrated EM side channel attacks on FPGA implementation. In: Schindler, W., Huss, S.A. (eds.) COSADE 2012. LNCS, vol.\u00a07275, pp. 39\u201353. Springer, Heidelberg (2012)"},{"key":"17_CR11","first-page":"349","volume-title":"21st IEEE International Conference on Field Programmable Logic and Applications","author":"C. Lavin","year":"2011","unstructured":"Lavin, C., Padilla, M., Lamprecht, J., et al.: RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs. In: 21st IEEE International Conference on Field Programmable Logic and Applications, pp. 349\u2013355. IEEE Press, New York (2011)"},{"key":"17_CR12","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1109\/FCCM.2011.17","volume-title":"IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines","author":"C. Lavin","year":"2011","unstructured":"Lavin, C., Padilla, M., Lamprecht, J., et al.: HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping. In: IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 117\u2013124. IEEE Press, New York (2011)"},{"key":"17_CR13","unstructured":"RAPIDSMITH: A Library for Low-level Manipulation of Partially Placed-and-Routed FPGA Designs. Technical Report and Documentation (November 2013), \n                    \n                      http:\/\/rapidsmith.sourceforge.net\/doc\/TechReportAndDocumentation.pdf"}],"container-title":["Lecture Notes in Computer Science","Information Security Practice and Experience"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-06320-1_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,26]],"date-time":"2019-05-26T14:05:31Z","timestamp":1558879531000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-06320-1_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319063195","9783319063201"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-06320-1_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]}}}