{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T01:07:49Z","timestamp":1742951269531,"version":"3.40.3"},"publisher-location":"Cham","reference-count":33,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319068947"},{"type":"electronic","value":"9783319068954"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-06895-4_10","type":"book-chapter","created":{"date-parts":[[2014,8,23]],"date-time":"2014-08-23T08:45:04Z","timestamp":1408783504000},"page":"303-341","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Decoder Hardware Architecture for HEVC"],"prefix":"10.1007","author":[{"given":"Mehul","family":"Tikekar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chao-Tsung","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chiraag","family":"Juvekar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivienne","family":"Sze","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anantha","family":"Chandrakasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,6,26]]},"reference":[{"key":"10_CR1","unstructured":"Chen J-W, Lin C-C, Guo J-I, Wang J-S (2006) Low complexity architecture design of H.264 predictive pixel compensator for HDTV application. In: IEEE international conference on acoustics, speech and signal processing, vol 3, pp 932\u2013935"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"Chien CD, Lin CC, Shih YH, Chen HC, Huang CJ, Yu CY, Chen CL, Cheng CH, Guo JI (2007) A 252kgate\/71mW multi-standard multi-channel video decoder for high definition video applications. In: IEEE international solid-state circuits conference (ISSCC). Digest of Technical Papers, pp 282\u2013603","DOI":"10.1109\/ISSCC.2007.373404"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Chuang T-D, Tsung P-K, Lin P-C, Chang L-M, Ma T-C, Chen Y-H, Chen L-G (2010) A 59.5mW scalable\/multi-view video decoder chip for Quad\/3D full HDTV and video streaming applications. In: IEEE international solid-state circuits conference (ISSCC). Digest of Technical Papers, pp 330\u2013331","DOI":"10.1109\/ISSCC.2010.5433908"},{"key":"10_CR4","volume-title":"Low-power techniques for video decoding","author":"DF Finchelstein","year":"2009","unstructured":"Finchelstein DF (2009) Low-power techniques for video decoding. Thesis, Massachusetts Institute of Technology"},{"issue":"11","key":"10_CR5","doi-asserted-by":"publisher","first-page":"1704","DOI":"10.1109\/TCSVT.2009.2031459","volume":"19","author":"DF Finchelstein","year":"2009","unstructured":"Finchelstein DF, Sze V, Chandrakasan AP (2009) Multicore processing and efficient on-chip caching for H.264 and future video decoders. IEEE Trans Circuits Syst Video Technol 19(11):1704\u20131713","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"10_CR6","first-page":"1117","volume-title":"An optimized MC interpolation architecture for HEVC","author":"Z Guo","year":"2012","unstructured":"Guo Z, Zhou D, Goto S (2012) An optimized MC interpolation architecture for HEVC. In: IEEE international conference on acoustics, speech and signal processing, pp 1117\u20131120"},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"He X, Zhou D, Zhou J, Goto S (2009) High Profile intra prediction architecture for H.264. In: IEEE international SoC design conference, pp 57\u201360","DOI":"10.1109\/PCS.2010.5702533"},{"key":"10_CR8","volume-title":"Memory-hierarchical and mode-adaptive HEVC intra prediction architecture for quad full HD video decoding","author":"C-T Huang","year":"2014","unstructured":"Huang C-T, Tikekar M, Chandrakasan AP (2014) Memory-hierarchical and mode-adaptive HEVC intra prediction architecture for quad full HD video decoding. IEEE Trans VLSI Syst"},{"key":"10_CR9","first-page":"162","volume-title":"A 249Mpixel\/s HEVC video-decoder chip for Quad Full HD applications","author":"C-T Huang","year":"2013","unstructured":"Huang C-T, Tikekar M, Juvekar C, Sze V, Chandrakasan A (2013) A 249Mpixel\/s HEVC video-decoder chip for Quad Full HD applications. In: IEEE international solid-state circuits conference. Digest of Technical Papers, pp 162\u2013163"},{"issue":"12","key":"10_CR10","doi-asserted-by":"publisher","first-page":"3642","DOI":"10.1093\/ietfec\/e89-a.12.3642","volume":"E89-A","author":"K Kawakami","year":"2006","unstructured":"Kawakami K, Takemura J, Kuroda M, Kawaguchi H, Yoshimoto M (2006) A 50\u2009% power reduction in H.264\/AVC HDTV video decoder LSI by dynamic voltage scaling in elastic pipeline. IEICE Trans Fundam Electron Commun Comput Sci E89-A(12):3642\u20133651","journal-title":"IEICE Trans Fundam Electron Commun Comput Sci"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Lin CC, Guo JI, Chang HC, Yang YC, Chen JW, Tsai MC, Wang JS (2006) A 160kgate 4.5kB SRAM H.264 video decoder for HDTV applications. In: IEEE international solid-state circuits conference (ISSCC). Digest of Technical Papers, pp 1596\u20131605","DOI":"10.1109\/ISSCC.2006.1696214"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Lin P-C, Chuang T-D, Chen L-G (2009) A branch selection multi-symbol high throughput CABAC decoder architecture for H.264\/AVC. In: 2009 IEEE international symposium on circuits and systems, pp 365\u2013368","DOI":"10.1109\/ISCAS.2009.5117761"},{"issue":"7","key":"10_CR13","doi-asserted-by":"publisher","first-page":"620","DOI":"10.1109\/TCSVT.2003.815173","volume":"13","author":"D Marpe","year":"2003","unstructured":"Marpe D, Schwarz H, Wiegand T (2003) Context-based adaptive binary arithmetic coding in the H.264\/AVC video compression standard. IEEE Trans Circuits Syst Video Technol 13(7):620\u2013636","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"10_CR14","unstructured":"Micron. DDR3 SDRAM system-power calculator (2014) Available: http:\/\/www.micron.com\/products\/support\/power-calc"},{"key":"10_CR15","unstructured":"Multiplexed Multiplier Block Generator (2014) Available: http:\/\/www.spiral.net\/hardware\/mmcm.html"},{"key":"10_CR16","unstructured":"Sze V (2010) Parallel algorithms and architectures for low power video decoding. PhD thesis, Massachusetts Institute of Technology"},{"issue":"12","key":"10_CR17","doi-asserted-by":"publisher","first-page":"1778","DOI":"10.1109\/TCSVT.2012.2221526","volume":"22","author":"V Sze","year":"2012","unstructured":"Sze V, Budagavi M (2012) High throughput CABAC entropy coding in HEVC. IEEE Trans Circuits Syst Video Technol 22(12):1778\u20131791","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"10_CR18","doi-asserted-by":"crossref","unstructured":"Sze V, Budagavi M (2013) A comparison of CABAC throughput for HEVC\/H.265 VS. AVC\/H.264. In: 2013 IEEE workshop on signal processing systems (SiPS), pp 165\u2013170","DOI":"10.1109\/SiPS.2013.6674499"},{"issue":"11","key":"10_CR19","doi-asserted-by":"publisher","first-page":"2943","DOI":"10.1109\/JSSC.2009.2028933","volume":"44","author":"V Sze","year":"2009","unstructured":"Sze V, Finchelstein DF, Sinangil ME, Chandrakasan AP (2009) A 0.7-V 1.8-mW H.264\/AVC 720p video decoder. IEEE J Solid-State Circuits 44(11):2943\u20132956","journal-title":"IEEE J Solid-State Circuits"},{"key":"10_CR20","doi-asserted-by":"crossref","unstructured":"Tsai C-H, Wang H-T, Liu C-L, Li Y, Lee C-Y (2013) A 446.6k-gates 0.55\u20131.2v H.265\/HEVC decoder for next generation video applications. In: 2013 IEEE Asian solid-state circuits conference (A-SSCC), pp 305\u2013308","DOI":"10.1109\/ASSCC.2013.6691043"},{"issue":"9","key":"10_CR21","doi-asserted-by":"publisher","first-page":"1551","DOI":"10.1109\/TCAD.2007.893549","volume":"26","author":"P Tummeltshammer","year":"2007","unstructured":"Tummeltshammer P, Hoe JC, Puschel M (2007) Time-multiplexed multiple-constant multiplication. IEEE Trans Comput Aided Des Integr Circuits Syst 26(9):1551\u20131563","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"12","key":"10_CR22","doi-asserted-by":"publisher","first-page":"1885","DOI":"10.1109\/TCSVT.2012.2223013","volume":"22","author":"J Vanne","year":"2012","unstructured":"Vanne J, Viitanen M, Hamalainen TD, Hallapuro A (2012) Comparative rate-distortion-complexity analysis of HEVC and AVC video codecs. IEEE Trans Circuits Syst Video Technol 22(12):1885\u20131898","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"10_CR23","volume-title":"Low power data-dependent transform video and still image coding","author":"T Xanthopoulos","year":"1999","unstructured":"Xanthopoulos T (1999) Low power data-dependent transform video and still image coding. Thesis, Massachusetts Institute of Technology"},{"issue":"3","key":"10_CR24","doi-asserted-by":"publisher","first-page":"302","DOI":"10.1109\/TVLSI.2007.915377","volume":"16","author":"K Xu","year":"2008","unstructured":"Xu K, Choy C-S (2008) A power-efficient and self-adaptive prediction engine for H.264\/AVC decoding. IEEE Trans VLSI Syst 16(3):302\u2013313","journal-title":"IEEE Trans VLSI Syst"},{"issue":"9","key":"10_CR25","doi-asserted-by":"publisher","first-page":"1395","DOI":"10.1109\/TCSVT.2009.2020340","volume":"19","author":"YC Yang","year":"2009","unstructured":"Yang YC, Guo JI (2009) High-throughput H.264\/AVC high-profile CABAC decoder for HDTV applications. IEEE Trans Circuits Syst Video Technol 19(9):1395\u20131399","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"issue":"4","key":"10_CR26","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/TCSVT.2007.893831","volume":"17","author":"Y Yi","year":"2007","unstructured":"Yi Y, Park I-C (2007) High-speed H.264\/AVC CABAC decoding. IEEE Trans Circuits Syst Video Technol 17(4):490\u2013494","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"issue":"3","key":"10_CR27","doi-asserted-by":"publisher","first-page":"417","DOI":"10.1109\/TVLSI.2008.2005286","volume":"17","author":"P Zhang","year":"2009","unstructured":"Zhang P, Xie D, Gao W (2009) Variable-bin-rate CABAC engine for H.264\/AVC high definition real-time decoding. IEEE Trans VLSI Syst 17(3):417\u2013426","journal-title":"IEEE Trans VLSI Syst"},{"issue":"4","key":"10_CR28","doi-asserted-by":"publisher","first-page":"777","DOI":"10.1109\/JSSC.2011.2109550","volume":"46","author":"D Zhou","year":"2011","unstructured":"Zhou D, Zhou J, He X, Zhu J, Kong J, Liu P, Goto S (2011) A 530Mpixels\/s 4096x2160@60fps H.264\/AVC High Profile video decoder chip. IEEE J Solid-State Circuits 46(4):777\u2013788","journal-title":"IEEE J Solid-State Circuits"},{"key":"10_CR29","doi-asserted-by":"crossref","unstructured":"Zhou D, Zhou J, Zhu J, Liu P, Goto S (2012) A 2Gpixel\/s H.264\/AVC HP\/MVC video decoder chip for super hi-vision and 3DTV\/FTV applications. In: IEEE international solid-state circuits conference (ISSCC). Digest of Technical Papers, pp 224\u2013226","DOI":"10.1109\/ISSCC.2012.6176985"},{"key":"10_CR30","doi-asserted-by":"crossref","unstructured":"Zhu J, Zhou D, He G, Goto S (2013) A combined SAO and de-blocking filter architecture for HEVC video decoder. In: 20th IEEE international conference on image processing (ICIP), pp 1967\u20131971","DOI":"10.1109\/ICIP.2013.6738405"},{"key":"10_CR31","doi-asserted-by":"crossref","unstructured":"Chen Y-H, Sze V (2014) A 2014 Mbin\/s deeply pipelined CABAC decoder for HEVC. IEEE international conference on image processing (ICIP)","DOI":"10.1109\/ICIP.2014.7025423"},{"key":"10_CR32","doi-asserted-by":"crossref","unstructured":"Tikekar M, Huang C-T, Sze V, Chandrakasan A (2014) Energy and area-efficient hardware implementation of HEVC inverse transform and dequantization. IEEE international conference on image processing (ICIP)","DOI":"10.1109\/ICIP.2014.7025421"},{"key":"10_CR33","doi-asserted-by":"crossref","unstructured":"Huang C-T, Juvekar C, Tikekar M, Chandrakasan AP (2013) HEVC interpolation filter architecture for quad full HD decoding. In Visual Communications and Image Processing (VCIP), pp 1\u20135","DOI":"10.1109\/VCIP.2013.6706371"}],"container-title":["Integrated Circuits and Systems","High Efficiency Video Coding (HEVC)"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-06895-4_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,21]],"date-time":"2023-01-21T01:42:06Z","timestamp":1674265326000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-06895-4_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319068947","9783319068954"],"references-count":33,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-06895-4_10","relation":{},"ISSN":["1558-9412"],"issn-type":[{"type":"print","value":"1558-9412"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"26 June 2014","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}