{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T15:37:44Z","timestamp":1743089864078,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319084213"},{"type":"electronic","value":"9783319084220"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-08422-0_59","type":"book-chapter","created":{"date-parts":[[2014,8,12]],"date-time":"2014-08-12T15:17:11Z","timestamp":1407856631000},"page":"403-409","source":"Crossref","is-referenced-by-count":1,"title":["Parameter Trade-off And Performance Analysis of Multi-core Architecture"],"prefix":"10.1007","author":[{"given":"Surendra Kumar","family":"Shukla","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"CNS","family":"Murthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. K.","family":"Chande","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"59_CR1","unstructured":"http:\/\/software.intel.com\/en-us\/blogs\/2008\/12\/31\/top-10-challenges-in-parallel-computing"},{"key":"59_CR2","unstructured":"Advanced Computer Architecture, parallelism, scalability, programmability, Kai hwang 2nd ed. McGraw-Hill, 01-Feb-2003"},{"key":"59_CR3","unstructured":"Bryan Schauer \u201cMulti core Processors \u2013 A Necessity\u201d Pro Quest Discovery Guides, September 2008"},{"key":"59_CR4","unstructured":"Raghavan Raman, \u201cCompiler Support for Work-Stealing Parallel Runtime Systems\u201d, Ph.D. dissertation, Dept. Computer Science, Rice University, Houston, Texas, May 2009"},{"key":"59_CR5","unstructured":"Damian A. Mallon, et al., \u201cPerformance Evaluation of MPI, UPC and OpenMP on Multi-core Architectures\u201d in under Project TIN2007-67537-C03-02, Spain."},{"key":"59_CR6","unstructured":"Dmitri Perelman, \u201cExploiting Parallelism of Multi-Core Architectures\u201d, Ph.D dissertation, Department of Electrical Engineering, Israel Institute of technology, Haifa Israel September 2012."},{"key":"59_CR7","doi-asserted-by":"crossref","unstructured":"Kakoullie, E. et al., \u201cIntelligent Hot-spot Prediction for Network-on-Chip-Based Multi-core Systems\u201d in computer aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.61 no.3, pp. 418 \u2013 431, 2012.","DOI":"10.1109\/TCAD.2011.2170568"},{"key":"59_CR8","first-page":"602","volume-title":"And Young Meng Teo, \u201cUnderstanding Off-Chip Memory Contention of Parallel Programs in Multi-core Systems\u201d, IEEE Conference in Parallel Processing (ICCP)","author":"BM Tudor","year":"2011","unstructured":"Tudor, B.M. And Young Meng Teo, \u201cUnderstanding Off-Chip Memory Contention of Parallel Programs in Multi-core Systems\u201d, IEEE Conference in Parallel Processing (ICCP), Taipei, Singapore, 2011, pp. 602 - 611"},{"key":"59_CR9","first-page":"139","volume-title":"\u201cTask-Oriented Programming: A Suitable Programming Model for Multi-core and Distributed Systems\u201d, IEEE Conference in Parallel and Distributed Computing (ISPDC)","author":"S Shahrivari","year":"2011","unstructured":"Shahrivari, S & Sharifi, M, \u201cTask-Oriented Programming: A Suitable Programming Model for Multi-core and Distributed Systems\u201d, IEEE Conference in Parallel and Distributed Computing (ISPDC), Cluj Napoca, Iran, 2011, pp. 139 - 144."},{"key":"59_CR10","doi-asserted-by":"crossref","unstructured":"Bini, E et al., Resource Management on Multi-core Systems: The ACTORS Approach, published in IEEE Conference in Micro, 2011, pp. 72-81.","DOI":"10.1109\/MM.2011.1"},{"key":"59_CR11","doi-asserted-by":"crossref","unstructured":"Khan, et al. \u201cImproving Multi-Core Performance Using Mixed-Cell Cache Architecture\u201d, in High Performance Computer Architecture (HPCA2013), IEEE 19th International Symposium, Shenzhen, China, 2013, pp. 119 - 130","DOI":"10.1109\/HPCA.2013.6522312"},{"key":"59_CR12","doi-asserted-by":"crossref","unstructured":"Ubal, R et al. \u201cMulti2Sim: A Simulation Framework to Evaluate Multi-core-Multithreaded Processors\u201d, in Computer Architecture and High Performance Computing,19th International Symposium, Rio Grande do Sul, 2007\u00a0pp. 62-68","DOI":"10.1109\/SBAC-PAD.2007.17"},{"key":"59_CR13","doi-asserted-by":"crossref","unstructured":"Durate, F and Wong, S \u201cCache-Based Memory Copy Hardware Accelerator for Multi-core Systems\u201d, Published in Computers, IEEE Transactions, (Volume:59, issue:11), 2010, pp. 1494-1507.","DOI":"10.1109\/TC.2010.41"},{"key":"59_CR14","unstructured":"Magnus Broberg, \u201cPerformance prediction and improvement techniques for parallel programs in multi processors\u201d, Ph.D dissertation, Department of software Eng. & computer SC., Blekinge institute of technology Sweden, 2002"},{"key":"59_CR15","unstructured":"Julian Bui et al.,\u201cUnderstanding Performance Issues on both Single Core and Multi-core Architecture\u201d, ACM conference in Computer Organizatione\u201907, Charlottesvill, 2007"},{"key":"59_CR16","unstructured":"http:\/\/www.cse.wustl.edu\/~jain\/cse567-13\/ftp\/multicore"},{"key":"59_CR17","unstructured":"N. Ramasubramanian et al. \u201cPerformance of cache memory subsystems for multi-core architectures\u201d, in International Journal of Computer Science Engineering and Applications, (IJCSEA) on vol.1, no.5, October 2011"},{"key":"59_CR18","doi-asserted-by":"crossref","unstructured":"Mohanty et al. \u201cPerformance Evaluation of Multi-core Processors with Varied Interconnect Networks\u201d, in Advanced Computing Networking and Security (ADCONS), 2nd International Conference, Mangalore, India, 2013, pp. 7-11","DOI":"10.1109\/ADCONS.2013.40"}],"container-title":["Advances in Intelligent Systems and Computing","Progress in Systems Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-08422-0_59","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,24]],"date-time":"2023-01-24T06:58:15Z","timestamp":1674543495000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-08422-0_59"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319084213","9783319084220"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-08422-0_59","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2015]]}}}