{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T05:10:09Z","timestamp":1746335409016,"version":"3.40.4"},"publisher-location":"Cham","reference-count":5,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319084213"},{"type":"electronic","value":"9783319084220"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-08422-0_68","type":"book-chapter","created":{"date-parts":[[2014,8,12]],"date-time":"2014-08-12T15:17:11Z","timestamp":1407856631000},"page":"465-471","source":"Crossref","is-referenced-by-count":0,"title":["Implementation of an Efficient Library for Asynchronous Circuit Design with Synopsys"],"prefix":"10.1007","author":[{"given":"Tri","family":"Caohuu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Edwards","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"68_CR1","unstructured":"Spars\u00f8, J.; Asynchronous Circuit Design: A Tutorial; Technical University of Denmark; p.16-18, March 2006"},{"key":"68_CR2","doi-asserted-by":"crossref","unstructured":"Nagata, Y.; Mukaidono, M.;, \"Design of an asynchronous digital system with B-ternary logic,\" Multiple-Valued Logic, 1997. Proceedings., 1997 27th International Symposium on; pp.265-271; May 1997","DOI":"10.1109\/ISMVL.1997.601411"},{"key":"68_CR3","doi-asserted-by":"crossref","unstructured":"Shams, M.; Ebergen, J.C.; Elmasry, M.I.;, \"Modeling and comparing CMOS implementations of the C-element,\" Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.6, no.4; p.564; Dec. 1998","DOI":"10.1109\/92.736128"},{"key":"68_CR4","unstructured":"Yun, K., Beerel. P., Arceo, J.; \u201cHigh-Performance Asynchronous Pipeline Circuits\u201d, ASYNC \u201996: Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems; 1996"},{"key":"68_CR5","doi-asserted-by":"crossref","unstructured":"Roy, K. \u201cOptimal Gate Ordering of CMOS Logic Gates Using Euler Path Approach: Some Insights and Explanation\u201d, Journal of Computing and Information Technology\u201d vol. 15. No. 1\u00a0pp. 85-92, 2007","DOI":"10.2498\/cit.1000731"}],"container-title":["Advances in Intelligent Systems and Computing","Progress in Systems Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-08422-0_68","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T04:38:25Z","timestamp":1746333505000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-08422-0_68"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319084213","9783319084220"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-08422-0_68","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2015]]}}}