{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T03:36:31Z","timestamp":1761708991588},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319084930"},{"type":"electronic","value":"9783319084947"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-08494-7_10","type":"book-chapter","created":{"date-parts":[[2014,7,5]],"date-time":"2014-07-05T10:50:00Z","timestamp":1404557400000},"page":"125-136","source":"Crossref","is-referenced-by-count":14,"title":["Templates for Positive and Negative Control Toffoli Networks"],"prefix":"10.1007","author":[{"given":"Md Zamilur","family":"Rahman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacqueline E.","family":"Rice","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"6","key":"10_CR1","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"C.H. Bennett","year":"1973","unstructured":"Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev.\u00a017(6), 525\u2013532 (1973)","journal-title":"IBM J. Res. Dev."},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"Cheng, X., Guan, Z., Wang, W., Zhu, L.: A simplification algorithm for reversible logic network of positive\/negative control gates. In: 2012 9th International Conference on Fuzzy Systems and Knowledge Discovery (FSKD), pp. 2442\u20132446 (2012)","DOI":"10.1109\/FSKD.2012.6233837"},{"issue":"7","key":"10_CR3","doi-asserted-by":"publisher","first-page":"542","DOI":"10.1364\/OL.12.000542","volume":"12","author":"R. Cuykendall","year":"1987","unstructured":"Cuykendall, R., Andersen, D.R.: Reversible optical computing circuits. Optics Letters\u00a012(7), 542\u2013544 (1987)","journal-title":"Optics Letters"},{"key":"10_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"209","DOI":"10.1007\/978-3-642-38986-3_17","volume-title":"Reversible Computation","author":"K. Datta","year":"2013","unstructured":"Datta, K., Rathi, G., Wille, R., Sengupta, I., Rahaman, H., Drechsler, R.: Exploiting negative control lines in the optimization of reversible circuits. In: Dueck, G.W., Miller, D.M. (eds.) RC 2013. LNCS, vol.\u00a07948, pp. 209\u2013220. Springer, Heidelberg (2013)"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Fazel, K., Thornton, M.A., Rice, J.E.: Esop-based Toffoli gate cascade generation. In: IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, PacRim 2007, pp. 206\u2013209 (2007)","DOI":"10.1109\/PACRIM.2007.4313212"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Iwama, K., Kambayashi, Y., Yamashita, S.: Transformation rules for designing CNOT-based quantum circuits. In: Proceedings of the Design Automation Conference, pp. 419\u2013424 (2002)","DOI":"10.1145\/513918.514026"},{"issue":"1.2","key":"10_CR7","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1147\/rd.441.0261","volume":"44","author":"R. Landauer","year":"2000","unstructured":"Landauer, R.: Irreversibility and heat generation in the computing process. IBM Journal of Research and Development\u00a044(1.2), 261\u2013269 (2000)","journal-title":"IBM Journal of Research and Development"},{"issue":"11","key":"10_CR8","doi-asserted-by":"publisher","first-page":"1497","DOI":"10.1109\/TCAD.2004.836735","volume":"23","author":"D. Maslov","year":"2004","unstructured":"Maslov, D., Dueck, G.W.: Reversible cascades with minimal garbage. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a023(11), 1497\u20131509 (2004)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"6","key":"10_CR9","doi-asserted-by":"publisher","first-page":"807","DOI":"10.1109\/TCAD.2005.847911","volume":"24","author":"D. Maslov","year":"2005","unstructured":"Maslov, D., Dueck, G.W., Miller, D.M.: Toffoli network synthesis with templates. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a024(6), 807\u2013817 (2005)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"3","key":"10_CR10","doi-asserted-by":"publisher","first-page":"436","DOI":"10.1109\/TCAD.2007.911334","volume":"27","author":"D. Maslov","year":"2008","unstructured":"Maslov, D., Dueck, G.W., Miller, D.M., Negrevergne, C.: Quantum circuit simplification and level compaction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a027(3), 436\u2013444 (2008)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Maslov, D., Dueck, G.W.: A transformation based algorithm for reversible logic synthesis. In: Proceedings of the Design Automation Conference, pp. 318\u2013323 (2003)","DOI":"10.1145\/775914.775915"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Thornton, M.A.: Qmdd: A decision diagram structure for reversible and quantum circuits. In: 36th International Symposium on Multiple-Valued Logic, ISMVL 2006, p. 30 (May 2006)","DOI":"10.1109\/ISMVL.2006.35"},{"issue":"3","key":"10_CR13","first-page":"385","volume":"24","author":"J.E. Rice","year":"2011","unstructured":"Rice, J.E., Nayeem, N.M.: A shared-cube approach to esop-based synthesis of reversible logic. Facta Univ. Ser.: Elec. Energ.\u00a024(3), 385\u2013402 (2011)","journal-title":"Facta Univ. Ser.: Elec. Energ."},{"key":"10_CR14","unstructured":"Nayeem, N.M.: Synthesis and Testing of Toffoli Circuits. Master\u2019s thesis, University of Lethbridge (2011)"},{"key":"10_CR15","unstructured":"Nielsen, M., Chuang, I.: Quantum Computation and Quantum Information. Cambridge Univ. Press (2000)"},{"key":"10_CR16","doi-asserted-by":"crossref","unstructured":"Pan, W.D., Nalasani, M.: Reversible logic. IEEE Potentials, 38\u201341 (February\/March 2005)","DOI":"10.1109\/MP.2005.1405801"},{"key":"10_CR17","unstructured":"Sasanian, Z.: Technology Mapping and Optimization for Reversible and Quantum Circuits. PhD thesis, University of Victoria (2012)"},{"key":"10_CR18","doi-asserted-by":"crossref","unstructured":"Wille, R., Drechsler, R.: Bdd-based synthesis of reversible logic for large functions. In: 46th ACM\/IEEE Design Automation Conference, DAC 2009, pp. 270\u2013275 (2009)","DOI":"10.1145\/1629911.1629984"},{"key":"10_CR19","doi-asserted-by":"crossref","unstructured":"Wille, R., Gro\u00dfe, D., Teuber, L., Dueck, G.W., Drechsler, R.: RevLib: An online resource for reversible functions and reversible circuits. In: Int\u2019l Symp. on Multi-Valued Logic, pp. 220\u2013225 (2008), RevLib is available at \n                    \n                      http:\/\/www.revlib.org","DOI":"10.1109\/ISMVL.2008.43"},{"key":"10_CR20","doi-asserted-by":"crossref","unstructured":"Wille, R., Soeken, M., Otterstedt, C., Drechsler, R.: Improving the mapping of reversible circuits to quantum circuits using multiple target lines. In: 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 145\u2013150 (January 2013)","DOI":"10.1109\/ASPDAC.2013.6509587"}],"container-title":["Lecture Notes in Computer Science","Reversible Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-08494-7_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T03:01:45Z","timestamp":1558926105000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-08494-7_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319084930","9783319084947"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-08494-7_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]}}}