{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T18:57:43Z","timestamp":1772564263530,"version":"3.50.1"},"publisher-location":"Cham","reference-count":43,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319084930","type":"print"},{"value":"9783319084947","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-08494-7_11","type":"book-chapter","created":{"date-parts":[[2014,7,5]],"date-time":"2014-07-05T14:50:00Z","timestamp":1404571800000},"page":"137-148","source":"Crossref","is-referenced-by-count":1,"title":["Minimal Designs of Reversible Sequential Elements"],"prefix":"10.1007","author":[{"given":"Anindita","family":"Banerjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anirban","family":"Pathak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerhard W.","family":"Dueck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"255","DOI":"10.1007\/3-540-45373-3_27","volume-title":"Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation","author":"A. Vos De","year":"2000","unstructured":"De Vos, A., Desoete, B., Adamski, A., Pietrzak, P., Sibinski, M., Widerski, T.: Design of reversible logic circuits by means of control gates. In: Soudris, D.J., Pirsch, P., Barke, E. (eds.) PATMOS 2000. LNCS, vol.\u00a01918, pp. 255\u2013264. Springer, Heidelberg (2000)"},{"key":"11_CR2","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1088\/0957-4484\/4\/2\/007","volume":"4","author":"R.C. Merkle","year":"1993","unstructured":"Merkle, R.C.: Two types of mechanical reversible logic. Nanotechnology\u00a04, 114\u2013131 (1993)","journal-title":"Nanotechnology"},{"key":"11_CR3","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1038\/35051009","volume":"409","author":"E. Knill","year":"2001","unstructured":"Knill, E., Laflamme, R., Milburn, G.J.: A scheme for efficient quantum computation with linear optics. Nature\u00a0409, 46\u201352 (2001)","journal-title":"Nature"},{"key":"11_CR4","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1007\/s002360050125","volume":"35","author":"L. Kari","year":"1998","unstructured":"Kari, L., P\u0103un, G., Rozenberg, G., Salomaa, A., Yu, S.: Dna computing, sticker system and universality. Acta Informatica\u00a035, 401\u2013420 (1998)","journal-title":"Acta Informatica"},{"key":"11_CR5","volume-title":"Quantum computation and quantum information","author":"M.A. Nielsen","year":"2002","unstructured":"Nielsen, M.A., Chuang, I.L.: Quantum computation and quantum information. Cambridge University Press, New Delhi (2002)"},{"key":"11_CR6","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R. Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev.\u00a05, 183\u2013191 (1961)","journal-title":"IBM J. Res. Dev."},{"key":"11_CR7","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"7","author":"C.H. Bennet","year":"1973","unstructured":"Bennet, C.H.: Logical reversibility of computation. IBM J. Res. Dev.\u00a07, 525\u2013532 (1973)","journal-title":"IBM J. Res. Dev."},{"key":"11_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"632","DOI":"10.1007\/3-540-10003-2_104","volume-title":"Automata, Languages and Programming","author":"T. Toffoli","year":"1980","unstructured":"Toffoli, T.: Reversible computing. In: de Bakker, J.W., van Leeuwen, J. (eds.) ICALP 1980. LNCS, vol.\u00a085, pp. 632\u2013644. Springer, Heidelberg (1980)"},{"key":"11_CR9","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1147\/rd.321.0016","volume":"32","author":"C.H. Bennett","year":"1988","unstructured":"Bennett, C.H.: Notes on the history of reversible computation. IBM J. Research and Development\u00a032, 16\u201323 (1988)","journal-title":"IBM J. Research and Development"},{"key":"11_CR10","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/BF01857727","volume":"21","author":"E. Fredkin","year":"1982","unstructured":"Fredkin, E., Toffoli, T.: Conservative logic. Int. J. Theo. Phys.\u00a021, 219\u2013253 (1982)","journal-title":"Int. J. Theo. Phys."},{"key":"11_CR11","first-page":"241","volume":"1","author":"P. Picton","year":"1996","unstructured":"Picton, P.: Multivalued sequential logic design using fredkin gates. MVL Journal\u00a01, 241\u2013251 (1996)","journal-title":"MVL Journal"},{"key":"11_CR12","unstructured":"Thapliyal, H., Shrinivas, M.B., Zwolinsky, M.: A beginning in the reversible logic synthesis of sequential circuits. In: Proc. of Military and Aerospace Programmable Logic Devices (MAPLD) International Conference, Washington D.C. (2005)"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"Thapliyal, H., Vinod, A.P.: Design of reversible sequential elements with feasibility of transistor implementation. In: Proc. of the 2007 IEEE International Symposium on Circuits and Systems, ISCAS, p. 625 (2007)","DOI":"10.1109\/ISCAS.2007.378815"},{"key":"11_CR14","unstructured":"Banerjee, A., Pathak, A.: On the synthesis of sequential circuits. arXiv:quant-ph, 0707.4233v1, pp. 1\u20139 (2007)"},{"key":"11_CR15","doi-asserted-by":"crossref","unstructured":"Chuang, M., Wang, C.: Synthesis of reversible sequential elements. J. Emerg. Technol. Comput. Syst.\u00a03, 19.1\u201319.19 (2008)","DOI":"10.1145\/1324177.1324181"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Thapliyal, H., Ranganathan, N.: Design of reversible latches optimized for quantum cost, delay and garbage outputs. In: Proc. of 23 Int. Conf. on VLSI Design (2010)","DOI":"10.1109\/VLSI.Design.2010.74"},{"key":"11_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1877745.1877748","volume":"6","author":"H. Thapliyal","year":"2010","unstructured":"Thapliyal, H., Ranganathan, N.: Design of reversible sequential circuits optimizing quantum cost, delay and garbage outputs. ACM J. on Emerging Technologies in Computer Science\u00a06, 1\u201314 (2010)","journal-title":"ACM J. on Emerging Technologies in Computer Science"},{"key":"11_CR18","first-page":"208","volume":"2","author":"A.S.M.. Sayeem","year":"2010","unstructured":"Sayeem, A.S.M., Ueda, M.: Optimization of reversible sequential circuits. J. of Computing\u00a02, 208\u2013214 (2010)","journal-title":"J. of Computing"},{"key":"11_CR19","unstructured":"Banerjee, A.: Synthesis, optimization and testing of reversible and quantum circuits. PhD thesis, Jaypee Institute of Information Technology, A-10, Sector-62, Noida, India (March 2011)"},{"key":"11_CR20","first-page":"263","volume":"2","author":"H.R. Bhagyalakshmi","year":"2012","unstructured":"Bhagyalakshmi, H.R., Ventatesha, M.K.: Design of sequential circuit elements using reversible logic gates. World Applied Programming\u00a02, 263\u2013271 (2012)","journal-title":"World Applied Programming"},{"key":"11_CR21","doi-asserted-by":"publisher","first-page":"42","DOI":"10.9790\/0661-0564247","volume":"5","author":"M.S.A. Mamun","year":"2012","unstructured":"Mamun, M.S.A., Mandal, I., Hasanuzzaman, M.: Efficient design of reversible sequential circuit. IOSR J. of Comp. Engg.\u00a05, 42\u201347 (2012)","journal-title":"IOSR J. of Comp. Engg."},{"key":"11_CR22","unstructured":"Singla, P., Gupta, A., Bhardwaj, A., Basia, P.: An optimized design of reversible sequential digital circuit. In: Proceedings of NCET (2013)"},{"key":"11_CR23","doi-asserted-by":"publisher","first-page":"703","DOI":"10.1109\/TCAD.2009.2017215","volume":"28","author":"D. Gro\u00dfe","year":"2009","unstructured":"Gro\u00dfe, D., Wille, R., Dueck, G.W., Drechsler, R.: Exact multiple control Toffoli network synthesis with SAT techniques. IEEE Trans. on CAD\u00a028, 703\u2013715 (2009)","journal-title":"IEEE Trans. on CAD"},{"key":"11_CR24","unstructured":"Soeken, M., Frehse, S., Wille, R., Drechsler, R.: Revkit: A toolkit for reversible circuit design. In: Workshop on Reversible Computation (2010), \n                    \n                      http:\/\/www.revkit.org"},{"key":"11_CR25","doi-asserted-by":"publisher","first-page":"700","DOI":"10.1093\/comjnl\/bxm116","volume":"51","author":"J.E. Rice","year":"2008","unstructured":"Rice, J.E.: An introduction to reversible latches. The Computer Journal\u00a051, 700\u2013709 (2008)","journal-title":"The Computer Journal"},{"key":"11_CR26","doi-asserted-by":"crossref","unstructured":"Wille, R., Gro\u00dfe, D., Teuber, L., Dueck, G.W., Drechsler, R.: RevLib: An online resource for reversible functions and reversible circuits. In: Int\u2019l Symp. on Multi-Valued Logic, pp. 220\u2013225 (2008), RevLib is available at \n                    \n                      http:\/\/www.revlib.org","DOI":"10.1109\/ISMVL.2008.43"},{"key":"11_CR27","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1038\/nature02054","volume":"426","author":"J.L.O. Brien","year":"2003","unstructured":"Brien, J.L.O., Pryde, G.J., White, A.G., Ralph, T.C., Branning, D.: Demonstration of an all-optical quantum controlled-not gate. Nature\u00a0426, 264\u2013267 (2003)","journal-title":"Nature"},{"key":"11_CR28","unstructured":"Maslov, D., Dueck, G.W., Scott, N.: Reversible logic synthesis benchmark page (2007)"},{"key":"11_CR29","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1142\/S0218126609005083","volume":"18","author":"M. Haghparast","year":"2009","unstructured":"Haghparast, M., Mohammadi, M., Kavi, K., Eshghi, M.: Optimized reversible multiplier circuit. J. Circuits Syst. Comp.\u00a018, 1\u201313 (2009)","journal-title":"J. Circuits Syst. Comp."},{"key":"11_CR30","doi-asserted-by":"publisher","first-page":"208","DOI":"10.3923\/itj.2009.208.213","volume":"8","author":"M.S. Islam","year":"2009","unstructured":"Islam, M.S., Rahman, M.M., Begum, Z., Hafiz, M.Z.: Low cost quantum realization of reversible multiplier circuit. Information Technology J.\u00a08, 208\u2013213 (2009)","journal-title":"Information Technology J."},{"key":"11_CR31","unstructured":"Dueck, G.W., Maslov, D.: Reversible function synthesis with minimum garbage outputs. In: Proc. International Symposium on Representations and Methodology of Future Computing Technologies, pp. 154\u2013161 (2003)"},{"key":"11_CR32","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Wille, R., Drechsler, R.: Reducing reversible circuit cost by adding lines. In: 40th Proc. of International Symposium on Multi-Valued Logic, pp. 217\u2013222 (2010)","DOI":"10.1109\/ISMVL.2010.48"},{"key":"11_CR33","doi-asserted-by":"publisher","first-page":"2855","DOI":"10.1103\/PhysRevA.53.2855","volume":"53","author":"J.A. Smolin","year":"1996","unstructured":"Smolin, J.A., DiVincenzo, D.P.: Five two-bit quantum gates are sufficient to implement the quantum Fredkin gate. Phys. Rev. A\u00a053, 2855\u20132856 (1996)","journal-title":"Phys. Rev. A"},{"key":"11_CR34","volume-title":"An introduction to quantum computing","author":"P. Kaye","year":"2007","unstructured":"Kaye, P., Laflamme, R., Mosca, M.: An introduction to quantum computing. Oxford University Press, New York (2007)"},{"key":"11_CR35","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1007\/s11128-009-0106-0","volume":"8","author":"M. Mohammadi","year":"2009","unstructured":"Mohammadi, M., Eshghi, M.: On figures of merit in reversible and quantum logic designs. Quantum information Process\u00a08, 297\u2013318 (2009)","journal-title":"Quantum information Process"},{"key":"11_CR36","doi-asserted-by":"publisher","first-page":"436","DOI":"10.1109\/TCAD.2007.911334","volume":"27","author":"D. Maslov","year":"2008","unstructured":"Maslov, D., Dueck, G.W., Miller, D.M., Negrevergne, C.: Quantum circuit simplification and level compaction. Proc. Computer-Aided Design of Integrated Circuits and Systems\u00a027, 436\u2013444 (2008)","journal-title":"Proc. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"11_CR37","first-page":"339","volume":"1","author":"Y. Rentergem Van","year":"2005","unstructured":"Van Rentergem, Y., De Vos, A.: Optimal design of a reversible full adder. Int. J. Unconventional Computing\u00a01, 339\u2013355 (2005)","journal-title":"Int. J. Unconventional Computing"},{"key":"11_CR38","first-page":"157","volume":"6","author":"A. Banerjee","year":"2012","unstructured":"Banerjee, A., Pathak, A.: An algorithm for minimization of quantum cost. Appl. Math. Inf. Sci.\u00a06, 157\u2013165 (2012)","journal-title":"Appl. Math. Inf. Sci."},{"key":"11_CR39","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1007\/978-3-642-29517-1_4","volume-title":"Reversible Computation","author":"M.. M. Rahman","year":"2012","unstructured":"Rahman, M. M., Dueck, G.W., Banerjee, A.: Optimization of reversible circuits using reconfigured templates. In: De Vos, A., Wille, R. (eds.) RC 2011. LNCS, vol.\u00a07165, pp. 43\u201353. Springer, Heidelberg (2012)"},{"key":"11_CR40","doi-asserted-by":"publisher","first-page":"1693","DOI":"10.1016\/j.mejo.2008.04.003","volume":"39","author":"A.K. Biswas","year":"2008","unstructured":"Biswas, A.K., Hasan, M.M., Chowdhury, A.R., Babu, H.: Efficient approaches for designing reversible binary coded decimal adders. Microelectron. J.\u00a039, 1693\u20131703 (2008)","journal-title":"Microelectron. J."},{"key":"11_CR41","unstructured":"Rice, J.E.: A new look at reversible memory elements. In: Proc. of International Symposium on Circuits and Systems ISCAS, p. 1243 (2006)"},{"key":"11_CR42","doi-asserted-by":"publisher","first-page":"3457","DOI":"10.1103\/PhysRevA.52.3457","volume":"52","author":"A. Barenco","year":"1995","unstructured":"Barenco, A., Bennett, C., Cleve, R., DiVincenzo, D., Margolus, N., Shor, P., Sleator, T., Smolin, J., Weinfurter, H.: Elementary gates for quantum computation. Phys. Rev. A\u00a052, 3457\u20133467 (1995)","journal-title":"Phys. Rev. A"},{"key":"11_CR43","unstructured":"Banerjee, A., Pathak, A., Mazder, R.R., Dueck, G.W.: Two qubit quantum gates to reduce the quantum cost of reversible circuit. In: 41st International Symposium on Multivalued Valued Logic (May 2011)"}],"container-title":["Lecture Notes in Computer Science","Reversible Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-08494-7_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T07:15:27Z","timestamp":1558941327000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-08494-7_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319084930","9783319084947"],"references-count":43,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-08494-7_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014]]}}}