{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:51:38Z","timestamp":1725796298267},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319091556"},{"type":"electronic","value":"9783319091563"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-09156-3_19","type":"book-chapter","created":{"date-parts":[[2014,7,2]],"date-time":"2014-07-02T11:15:22Z","timestamp":1404299722000},"page":"255-264","source":"Crossref","is-referenced-by-count":1,"title":["A Two-Way Loop Algorithm for Exploiting Instruction-Level Parallelism in Memory System"],"prefix":"10.1007","author":[{"given":"Sanjay","family":"Misra","sequence":"first","affiliation":[]},{"given":"Abraham Ayegba","family":"Alfa","sequence":"additional","affiliation":[]},{"given":"Sunday","family":"Olamide Adewale","sequence":"additional","affiliation":[]},{"given":"Michael Abogunde","family":"Akogbe","sequence":"additional","affiliation":[]},{"given":"Mikail Olayemi","family":"Olaniyi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"19_CR1","first-page":"2","volume-title":"Computer Architecture","author":"J. Hennessy","year":"2007","unstructured":"Hennessy, J., Patterson, D.A.: Computer Architecture, 4th edn., pp. 2\u2013104. Morgan Kaufmann Publishers Elsevier, San Francisco (2007)","edition":"4"},{"issue":"6","key":"19_CR2","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/2.294853","volume":"27","author":"J.E. Smith","year":"1994","unstructured":"Smith, J.E., Weiss, J.: PowerPC 601 and Alpha 21064: A tale of two RISCs. IEEE Journal of Computer\u00a027(6), 46\u201358 (1994)","journal-title":"IEEE Journal of Computer"},{"key":"19_CR3","unstructured":"Jack, W.D., Sanjay, J.: Improving Instruction-Level Parallelism by Loop Unrolling and Dynamic Memory Disambiguation. An M.Sc. Thesis of Department of Computer Science, Thornton Hall, University of Virginia, Charlottesville, USA, pp. 1\u20138 (1995)"},{"key":"19_CR4","unstructured":"Flynn, M.J.: Computer Architecture: Pipelined and Parallel Processor Design, 1st edn., pp. 34\u201355. Jones and Bartlett Publishers, Inc., USA (1995) ISBN: 0867202041"},{"key":"19_CR5","unstructured":"Pozzi, L.: Compilation Techniques for Exploiting Instruction Level Parallelism, A Survey. Department of Electrical and Information, University of Milan, Milan. Italy Technical Report 20133, pp. 1\u20133 (2010)"},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"Bacon, D.F., Graham, S.L., Sharp, O.J.: Complier Transformations for High Performance Computing. Journal of ACM Computing Surveys, 345\u2013420 (1994)","DOI":"10.1145\/197405.197406"},{"issue":"7","key":"19_CR7","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1007\/BF01205181","volume":"7","author":"B.R. Rau","year":"1993","unstructured":"Rau, B.R., Fisher, J.A.: Instruction-Level Parallel Processing: History Overview and Perspective. The Journal of Supercomputing\u00a07(7), 9\u201350 (1993)","journal-title":"The Journal of Supercomputing"},{"key":"19_CR8","unstructured":"Pepijn, W.: Simdization Transformation Strategies - Polyhedral Transformations and Cost Estimation. An M.Sc Thesis, Department of Computer\/Electrical Engineering, Delft University of Technology, Delft, Netherlands, pp. 1\u201377 (2012)"},{"key":"19_CR9","first-page":"147","volume-title":"Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture","author":"S.P. Vijay","year":"1999","unstructured":"Vijay, S.P., Sarita, A.: Code Transformations to Improve Memory Parallelism. In: Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture, pp. 147\u2013155. IEEE Computer Society, Haifa (1999)"},{"key":"19_CR10","first-page":"1","volume-title":"Unpublished Note Prepared for Lecture CE\/EE 4304, Erik Jonsson School of Engineering and Computer Science","author":"C.D. Cantrell","year":"2012","unstructured":"Cantrell, C.D.: Computer System Performance Measurement. In: Unpublished Note Prepared for Lecture CE\/EE 4304, Erik Jonsson School of Engineering and Computer Science, pp. 1\u201371. The University of Texas, Dallas (2012), \n                    \n                      http:\/\/www.utdallas.edu\/~cantrell\/ee4304\/perf.pdf"},{"key":"19_CR11","unstructured":"Marcos, R.D.A., David, R.K.: Runtime Predictability of Loops. In: Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization, I.C., Ed., Austin, Texas, USA, pp. 91\u201398 (2001)"}],"container-title":["Lecture Notes in Computer Science","Computational Science and Its Applications \u2013 ICCSA 2014"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-09156-3_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T05:54:58Z","timestamp":1558936498000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-09156-3_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319091556","9783319091563"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-09156-3_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]}}}