{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T23:10:01Z","timestamp":1746400201734,"version":"3.40.4"},"publisher-location":"Cham","reference-count":28,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319099668"},{"type":"electronic","value":"9783319099675"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-09967-5_16","type":"book-chapter","created":{"date-parts":[[2014,9,30]],"date-time":"2014-09-30T15:10:04Z","timestamp":1412089804000},"page":"275-291","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Aligned Scheduling: Cache-Efficient Instruction Scheduling for VLIW Processors"],"prefix":"10.1007","author":[{"given":"Vasileios","family":"Porpodas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Cintra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,10,1]]},"reference":[{"key":"16_CR1","unstructured":"Gcc: Gnu compiler collection. http:\/\/gcc.gnu.org"},{"key":"16_CR2","unstructured":"ski IA64 simulator. http:\/\/ski.sourceforge.net"},{"key":"16_CR3","unstructured":"SPEC benchmark. http:\/\/www.spec.org"},{"issue":"2","key":"16_CR4","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/MM.2012.2","volume":"32","author":"A Branover","year":"2012","unstructured":"Branover, A., et al.: AMD Fusion APU: Llano. IEEE Micro 32(2), 28\u201337 (2012)","journal-title":"IEEE Micro"},{"key":"16_CR5","unstructured":"Dehnert, J., et al.: The Transmeta code morphing software: using speculation, recovery, and adaptive retranslation to address real-life challenges. In: CGO (2003)"},{"key":"16_CR6","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1007\/BF01205184","volume":"7","author":"J Dehnert","year":"1993","unstructured":"Dehnert, J., et al.: Compiling for the Cydra. J. Supercomput. 7, 181\u2013227 (1993)","journal-title":"J. Supercomput."},{"key":"16_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1079","DOI":"10.1007\/BFb0002856","volume-title":"Euro-Par \u201997 Parallel Processing","author":"C Ding","year":"1997","unstructured":"Ding, C., Carr, S., Sweany, P.: Modulo scheduling with cache reuse information. In: Lengauer, C., Griebl, M., Gorlatch, S. (eds.) Euro-Par 1997. LNCS, vol. 1300, pp. 1079\u20131083. Springer, Heidelberg (1997)"},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"Faraboschi, P., et al.: Lx: a technology platform for customizable VLIW embedded processing. In: ISCA (2000)","DOI":"10.1145\/339647.339682"},{"issue":"7","key":"16_CR9","doi-asserted-by":"publisher","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"30","author":"J Fisher","year":"1981","unstructured":"Fisher, J.: Trace scheduling: a technique for global microcode compaction. IEEE Trans. Comput. 30(7), 478\u2013490 (1981)","journal-title":"IEEE Trans. Comput."},{"key":"16_CR10","first-page":"2135","volume-title":"Encyclopedia of Parallel Computing","author":"JA Fisher","year":"2011","unstructured":"Fisher, J.A., Faraboschi, P., Young, C.: VLIW processors. In: Padua, D. (ed.) Encyclopedia of Parallel Computing, pp. 2135\u20132142. Springer, Heidelberg (2011)"},{"issue":"1","key":"16_CR11","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/40.820055","volume":"20","author":"J Fridman","year":"2000","unstructured":"Fridman, J., Greenfield, Z.: The TigerSHARC DSP architecture. IEEE Micro 20(1), 66\u2013176 (2000)","journal-title":"IEEE Micro"},{"key":"16_CR12","doi-asserted-by":"crossref","unstructured":"Fritts, J., et al.: Mediabench II video: expediting the next generation of video systems research. In: SPIE (2005)","DOI":"10.1117\/12.587955"},{"key":"16_CR13","doi-asserted-by":"crossref","unstructured":"Kerns, D., Eggers, S.: Balanced scheduling: instruction scheduling when memory latency is uncertain. In: PLDI (1993)","DOI":"10.1145\/155090.155117"},{"key":"16_CR14","unstructured":"Klaiber, A., et al.: The technology behind Crusoe processors. Transmeta Corporation White Paper (2000)"},{"key":"16_CR15","unstructured":"Kroft, D.: Lockup-free instruction fetch\/prefetch cache organization. In: ISCA (1981)"},{"key":"16_CR16","doi-asserted-by":"crossref","unstructured":"Lam, M.: Software pipelining: an effective scheduling technique for VLIW machines. In: PLDI (1988)","DOI":"10.1145\/53990.54022"},{"key":"16_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1007\/3-540-44520-X_31","volume-title":"Euro-Par 2000 Parallel Processing","author":"G Lindenmaier","year":"2000","unstructured":"Lindenmaier, G., McKinley, K.S., Temam, O.: Load scheduling with profile information. In: Bode, A., Ludwig, T., Karl, W.C., Wism\u00fcller, R. (eds.) Euro-Par 2000. LNCS, vol. 1900, pp. 223\u2013233. Springer, Heidelberg (2000)"},{"key":"16_CR18","doi-asserted-by":"crossref","unstructured":"Llosa, J.: Swing modulo scheduling: a lifetime-sensitive approach. In: PACT (1996)","DOI":"10.1109\/PACT.1996.554030"},{"key":"16_CR19","doi-asserted-by":"crossref","unstructured":"Lo, J., et al.: Improving balanced scheduling with compiler optimizations that increase instruction-level parallelism. In: PLDI (1995)","DOI":"10.1145\/207110.207132"},{"issue":"2","key":"16_CR20","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/MM.2003.1196114","volume":"23","author":"C McNairy","year":"2003","unstructured":"McNairy, C., et al.: Itanium 2 processor microarchitecture. IEEE Micro 23(2), 44\u201355 (2003)","journal-title":"IEEE Micro"},{"key":"16_CR21","doi-asserted-by":"crossref","unstructured":"Moon, S., et al.: An efficient resource-constrained global scheduling technique for superscalar and VLIW processors. In: MICRO (1992)","DOI":"10.1145\/144965.145000"},{"key":"16_CR22","unstructured":"Pai, V., et al.: Code transformations to improve memory parallelism. In: MICRO (1999)"},{"key":"16_CR23","unstructured":"Pechanek, G., Vassiliadis, S.: The ManArrayTM embedded processor architecture. In: Euromicro (2000)"},{"key":"16_CR24","doi-asserted-by":"crossref","unstructured":"Rau, B., Glaeser, C.: Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. In: Workshop on Microprogramming (1981)","DOI":"10.1145\/1014192.802449"},{"key":"16_CR25","unstructured":"S\u00e1nchez, F., Gonz\u00e1lez, A.: Cache sensitive modulo scheduling. In: MICRO (1997)"},{"issue":"1","key":"16_CR26","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1016\/0743-7315(91)90068-K","volume":"11","author":"C Scheurich","year":"1991","unstructured":"Scheurich, C., et al.: Lockup-free caches in high-performance multiprocessors. J. Parallel Distrib. Syst. 11(1), 25\u201336 (1991)","journal-title":"J. Parallel Distrib. Syst."},{"issue":"5","key":"16_CR27","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/40.877948","volume":"20","author":"H Sharangpanim","year":"2000","unstructured":"Sharangpanim, H., et al.: Itanium processor microarchitecture. IEEE Micro 20(5), 24\u201343 (2000)","journal-title":"IEEE Micro"},{"key":"16_CR28","doi-asserted-by":"crossref","unstructured":"Sohi, G., Franklin, M.: High-bandwidth data memory systems for superscalar processors. In: ASPLOS (1991)","DOI":"10.1145\/106972.106980"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-09967-5_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T22:57:07Z","timestamp":1746399427000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-09967-5_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319099668","9783319099675"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-09967-5_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"1 October 2014","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}