{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T14:49:53Z","timestamp":1743086993739,"version":"3.40.3"},"publisher-location":"Cham","reference-count":29,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319099668"},{"type":"electronic","value":"9783319099675"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-09967-5_9","type":"book-chapter","created":{"date-parts":[[2014,9,30]],"date-time":"2014-09-30T15:10:04Z","timestamp":1412089804000},"page":"155-168","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["OSCAR Compiler Controlled Multicore Power Reduction on Android Platform"],"prefix":"10.1007","author":[{"given":"Hideo","family":"Yamamoto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomohiro","family":"Hirano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kohei","family":"Muto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Mikami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Goto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dominic","family":"Hillenbrand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Moriyuki","family":"Takamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keiji","family":"Kimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hironori","family":"Kasahara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,10,1]]},"reference":[{"issue":"2","key":"9_CR1","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"M Taylor","year":"2002","unstructured":"Taylor, M., Kim, J., Miller, J., Wentzlaff, D.: The raw microprocessor: a computational fabric for software circuits and general-purpose programs. IEEE Micro 22(2), 25\u201335 (2002)","journal-title":"IEEE Micro"},{"issue":"2","key":"9_CR2","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1109\/40.848474","volume":"20","author":"L Hammond","year":"2000","unstructured":"Hammond, L., Hubbert, B., Siu, M.: The Stanford Hydra CMP. IEEE Micro 20(2), 71\u201384 (2000)","journal-title":"IEEE Micro"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"Friedrich, J., McCredie, B.: Design of the Power6 microprocessor, pp. 96\u201397 (2007)","DOI":"10.1109\/ISSCC.2007.373605"},{"key":"9_CR4","unstructured":"Jeff, B.: Advances in big. LITTLE Technology for power and energy savings, pp. 1\u201311, (September) (2012)"},{"key":"9_CR5","unstructured":"ARM Corporation: Cortex-A9 Technical Reference Manual http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0388i\/DDI0388I_cortex_a9_r4p1_trm.pdf"},{"key":"9_CR6","unstructured":"NVIDIA Corporation: Whitepaper NVIDIA Tegra Multi-processor Architecture, pp. 1\u201312"},{"key":"9_CR7","unstructured":"Samsung Electronics Co. Ltd.: White Paper of Exynos 5. vol. 1(1) (April 2011) pp. 1\u20138"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Amarasinghe, S., Anderson, J.: An overview of the SUIF compiler for scalable parallel machines, vol. 667 (1995)","DOI":"10.1007\/3-540-57659-2_15"},{"issue":"12","key":"9_CR9","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1109\/2.546612","volume":"29","author":"W Blume","year":"1996","unstructured":"Blume, W., Doallo, R., Eigenmann, R.: Parallel programming with polaris. Computer 29(12), 78\u201382 (1996)","journal-title":"Computer"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Bondhugula, U., Ramanujam, J., Sadayappan, P.: Pluto: A practical and fully automatic polyhedral parallelizer and locality optimizer. Technical Report OSU-CISRC-10\/07-TR70, The Ohio State University (October 2007)","DOI":"10.1145\/1375581.1375595"},{"key":"9_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1007\/3-540-45574-4_13","volume-title":"Languages and Compilers for Parallel Computing","author":"H Kasahara","year":"2001","unstructured":"Kasahara, H., Obata, M., Ishizaka, K.: Automatic coarse grain task parallel processing on SMP using openMP. In: Midkiff, S.P., Moreira, J.E., Gupta, M., Chatterjee, S., Ferrante, J., Prins, J.F., Pugh, B., Tseng, C.-W. (eds.) LCPC 2000. LNCS, vol. 2017, pp. 189\u2013207. Springer, Heidelberg (2001)"},{"key":"9_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1007\/11596110_3","volume-title":"Languages and Compilers for Parallel Computing","author":"M Obata","year":"2005","unstructured":"Obata, M., Shirako, J., Kaminaga, H., Ishizaka, K., Kasahara, H.: Hierarchical parallelism control for multigrain parallel processing. In: Pugh, B., Tseng, C.-W. (eds.) LCPC 2002. LNCS, vol. 2481, pp. 31\u201344. Springer, Heidelberg (2005)"},{"key":"9_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"188","DOI":"10.1007\/978-3-642-13374-9_13","volume-title":"Languages and Compilers for Parallel Computing","author":"K Kimura","year":"2010","unstructured":"Kimura, K., Mase, M., Mikami, H., Miyamoto, T., Shirako, J., Kasahara, H.: OSCAR API for real-time low-power multicores and its performance on multicores and SMP servers. In: Gao, G.R., Pollock, L.L., Cavazos, J., Li, X. (eds.) LCPC 2009. LNCS, vol. 5898, pp. 188\u2013202. Springer, Heidelberg (2010)"},{"key":"9_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"362","DOI":"10.1007\/978-3-540-69330-7_25","volume-title":"Languages and Compilers for Parallel Computing","author":"J Shirako","year":"2006","unstructured":"Shirako, J., Oshiyama, N., Wada, Y., Shikano, H., Kimura, K., Kasahara, H.: Compiler control power saving scheme for multi core processors. In: Ayguad\u00e9, E., Baumgartner, G., Ramanujam, J., Sadayappan, P. (eds.) LCPC 2005. LNCS, vol. 4339, pp. 362\u2013376. Springer, Heidelberg (2006)"},{"key":"9_CR15","doi-asserted-by":"crossref","unstructured":"Hsu, C.H., Kremer, U.: The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction. In: Proceedings of the ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation - PLDI \u201903, p. 38 (2003)","DOI":"10.1145\/781131.781137"},{"key":"9_CR16","unstructured":"Chen, G., Malkowski, K., Kandemir, M., Raghavan, P.: Reducing power with performance constraints for parallel sparse applications. http:\/\/ieeexplore.ieee.org\/lpdocs\/epic03\/wrapper.htm?arnumber=1420150"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"Xie, F., Martonosi, M., Malik, S.: Compile-time dynamic voltage scaling settings: Opportunities and limits. In: ACM SIGPLAN Notices (2003)","DOI":"10.1145\/781131.781138"},{"key":"9_CR18","unstructured":"Martonosi, M., Clark, D., Reddi, V., Connors, D., Brooks, D.: Dynamic-compiler-driven control for microprocessor energy and performance (January 2006). http:\/\/ieeexplore.ieee.org\/lpdocs\/epic03\/wrapper.htm?arnumber=1603505"},{"key":"9_CR19","doi-asserted-by":"crossref","unstructured":"Azevedo, A., Cornea, R., Issenin, I., Gupta, R., Dutt, N., Nicolau, A., Veidenbaum, A.: Architectural and compiler strategies for dynamic power management in the COPPER project. In: Innovative Architecture for Future Generation High-Performance Processors and Systems IWIA-01, pp. 25\u201334 (2001)","DOI":"10.1109\/IWIA.2001.955194"},{"key":"9_CR20","unstructured":"Hardkernel: ODROID-X2. http:\/\/www.hardkernel.com\/renewal_2011\/products\/prdt_info.php?g_code=G135235611947"},{"key":"9_CR21","unstructured":"Google: Android Developers. http:\/\/developer.android.com\/index.html"},{"key":"9_CR22","unstructured":"Linux: CPU hotplug Support in Linux(tm) Kernel. https:\/\/www.kernel.org\/doc\/Documentation\/cpu-hotplug.txt"},{"issue":"12","key":"9_CR23","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1002\/scj.4690221203","volume":"22","author":"H Honda","year":"1991","unstructured":"Honda, H., Kasahara, H.: Coarse grain parallelism detection scheme of a fortran program. Syst. Comput. Jpn. 22(12), 24\u201336 (1991)","journal-title":"Syst. Comput. Jpn."},{"key":"9_CR24","doi-asserted-by":"crossref","unstructured":"Obata, M., Shirako, J., Kaminaga, H.: Hierarchical parallelism control for multigrain parallel processing, pp. 31\u201344 (2005)","DOI":"10.1007\/11596110_3"},{"key":"9_CR25","unstructured":"ARM Information Center: GPIO Interfaces. https:\/\/www.kernel.org\/doc\/Documentation\/gpio.txt"},{"key":"9_CR26","unstructured":"SAMSUNG ELECTRONICS: Samsung Exynos 4 Quad (Exynos 4412) RISC Microprocessor User\u2019s Manual. (October) (2012)"},{"key":"9_CR27","unstructured":"SAMSUNG ELECTRONICS: Samsung Semiconductors Global Site. https:\/\/www.samsung.com\/global\/business\/semiconductor\/product\/poweric\/overview"},{"key":"9_CR28","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.: MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems, pp. 330\u2013335 (1997)"},{"key":"9_CR29","unstructured":"Opencv. http:\/\/www.opencv.org"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-09967-5_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,21]],"date-time":"2023-01-21T02:44:26Z","timestamp":1674269066000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-09967-5_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319099668","9783319099675"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-09967-5_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"1 October 2014","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}