{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T12:40:01Z","timestamp":1746362401348,"version":"3.40.4"},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319107011"},{"type":"electronic","value":"9783319107028"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-10702-8_4","type":"book-chapter","created":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T12:19:16Z","timestamp":1409573956000},"page":"48-62","source":"Crossref","is-referenced-by-count":3,"title":["Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip"],"prefix":"10.1007","author":[{"given":"Zhen","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wendelin","family":"Serwe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomohiro","family":"Yoneda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Myers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","unstructured":"Vivet, P., Lattard, D., Clermidy, F., Beigne, E., Bernard, C., Durand, Y., Durupt, J., Varreau, D.: Faust, an asynchronous network-on-chip based architecture for telecom applications. In: Proc. 2007 Design, Automation and Test in Europe, DATE 2007 (2007)"},{"issue":"5","key":"4_CR2","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/MM.2007.4378783","volume":"27","author":"Y. Hoskote","year":"2007","unstructured":"Hoskote, Y., Vangal, S., Singh, A., Borkar, N., Borkar, S.: A 5-ghz mesh interconnect for a teraflops processor. IEEE Micro\u00a027(5), 51\u201361 (2007)","journal-title":"IEEE Micro"},{"key":"4_CR3","unstructured":"Wu, J., Zhang, Z., Myers, C.: A fault-tolerant routing algorithm for a network-on-chip using a link fault model. Virtual Worldwide Forum for PhD Researchers in Electronic Design Automation (2011)"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Fick, D., DeOrio, A., Chen, G., Bertacco, V., Sylvester, D., Blaauw, D.: A Highly Resilient Routing Algorithm for Fault-tolerant NoCs. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 21\u201326. European Design and Automation Association (2009)","DOI":"10.1109\/DATE.2009.5090627"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Hosseini, A., Ragheb, T., Massoud, Y.: A fault-aware dynamic routing algorithm for on-chip networks. In: ISCAS, pp. 2653\u20132656. IEEE (2008)","DOI":"10.1109\/ISCAS.2008.4542002"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Glass, C.J., Ni, L.M.: Fault-tolerant wormhole routing in meshes. In: FTCS, pp. 240\u2013249. IEEE Computer Society (1993)","DOI":"10.1109\/FTCS.1993.627327"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Imai, M., Yoneda, T.: Improving dependability and performance of fully asynchronous on-chip networks. In: Proceedings of the 2011 17th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2011, pp. 65\u201376. IEEE Computer Society (2011)","DOI":"10.1109\/ASYNC.2011.15"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Borrione, D., Helmy, A., Pierre, L., Schmaltz, J.: A formal approach to the verification of networks on chip. EURASIP J. Embedded Syst. 2009, 2:1\u20132:14 (2009)","DOI":"10.1155\/2009\/548324"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Helmy, A., Pierre, L., Jantsch, A.: Theorem proving techniques for the formal verification of NoC communications with non-minimal adaptive routing. In: DDECS, pp. 221\u2013224. IEEE (2010)","DOI":"10.1109\/DDECS.2010.5491781"},{"key":"4_CR10","series-title":"IFIP","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1007\/0-387-33403-3_6","volume-title":"VLSI-SOC: From Systems to Chips","author":"D. Borrione","year":"2006","unstructured":"Borrione, D., Boubekeur, M., Mounier, L., Renaudin, M., Siriani, A.: Validation of asynchronous circuit specifications using IF\/CADP. In: Glesner, M., Reis, R., Indrusiak, L., Mooney, V., Eveking, H. (eds.) VLSI-SOC: From Systems to Chips. IFIP, vol.\u00a0200, pp. 85\u2013100. Springer, Boston (2006)"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Sala\u00fcn, G., Serwe, W.: Translating Hardware Process Algebras into Standard Process Algebras: Illustration with CHP and LOTOS. Technical Report RR-5666, INRIA (September 2005)","DOI":"10.1007\/11589976_17"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Sala\u00fcn, G., Serwe, W., Thonnart, Y., Vivet, P.: Formal verification of CHP specifications with CADP illustration on an asynchronous Network-on-Chip. In: 13th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2007, pp. 73\u201382 (March 2007)","DOI":"10.1109\/ASYNC.2007.18"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Beign\u00e9, E., Clermidy, F., Vivet, P., Clouard, A., Renaudin, M.: An Asynchronous NOC Architecture Providing Low Latency Service and Its Multi-Level Design Framework. In: ASYNC, pp. 54\u201363. IEEE Computer Society (2005)","DOI":"10.1109\/ASYNC.2005.10"},{"issue":"7","key":"4_CR14","doi-asserted-by":"publisher","first-page":"729","DOI":"10.1109\/71.877831","volume":"11","author":"G.M. Chiu","year":"2000","unstructured":"Chiu, G.M.: The odd-even turn model for adaptive routing. IEEE Trans. Parallel Distrib. Syst.\u00a011(7), 729\u2013738 (2000)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Myers, C.J.: Asynchronous circuit design. Wiley (2001)","DOI":"10.1002\/0471224146"},{"key":"4_CR16","unstructured":"Champelovier, D., Clerc, X., Garavel, H., Guerte, Y., McKinty, C., Powazny, V., Lang, F., Serwe, W., Smeding, G.: Reference manual of the LNT to LOTOS translator (version 6.0). INRIA\/VASY\/CONVECS (June 2014)"},{"issue":"2","key":"4_CR17","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1007\/s10009-012-0244-z","volume":"15","author":"H. Garavel","year":"2013","unstructured":"Garavel, H., Lang, F., Mateescu, R., Serwe, W.: CADP 2011: a toolbox for the construction and analysis of distributed processes. STTT\u00a015(2), 89\u2013107 (2013)","journal-title":"STTT"},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"Garavel, H., Sala\u00fcn, G., Serwe, W.: On the Semantics of Communicating Hardware Processes and their Translation into LOTOS for the Verification of Asynchronous Circuits with CADP. Science of Computer Programming (2009)","DOI":"10.1016\/j.scico.2008.09.011"},{"key":"4_CR19","doi-asserted-by":"crossref","unstructured":"Garavel, H., Lang, F.: SVL: a Scripting Language for Compositional Verification. In: Proceedings of the 21st IFIP WG 6.1 International Conference on Formal Techniques for Networked and Distributed Systems, FORTE 2001, pp. 377\u2013392. Kluwer Academic Publishers (August 2001); Full version available as INRIA Research Report\u00a0RR-4223","DOI":"10.1007\/0-306-47003-9_24"},{"key":"4_CR20","doi-asserted-by":"crossref","unstructured":"Gazda, M., Fokkink, W.: Congruence from the operator\u2019s point of view: Compositionality requirements on process semantics. In: SOS. EPTCS, vol.\u00a032, pp. 15\u201325 (2010)","DOI":"10.4204\/EPTCS.32.2"},{"key":"4_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1007\/978-3-642-19811-3_9","volume-title":"Fundamental Approaches to Software Engineering","author":"P. Crouzen","year":"2011","unstructured":"Crouzen, P., Lang, F.: Smart Reduction. In: Giannakopoulou, D., Orejas, F. (eds.) FASE 2011. LNCS, vol.\u00a06603, pp. 111\u2013126. Springer, Heidelberg (2011)"},{"issue":"4","key":"4_CR22","doi-asserted-by":"crossref","first-page":"371","DOI":"10.3233\/FI-2009-109","volume":"93","author":"R.J. Glabbeek van","year":"2009","unstructured":"van Glabbeek, R.J., Luttik, B., Trcka, N.: Branching bisimilarity with explicit divergence. Fundam. Inform.\u00a093(4), 371\u2013392 (2009)","journal-title":"Fundam. Inform."},{"key":"4_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"148","DOI":"10.1007\/978-3-540-68237-0_12","volume-title":"FM 2008: Formal Methods","author":"R. Mateescu","year":"2008","unstructured":"Mateescu, R., Thivolle, D.: A model checking language for concurrent value-passing systems. In: Cuellar, J., Sere, K. (eds.) FM 2008. LNCS, vol.\u00a05014, pp. 148\u2013164. Springer, Heidelberg (2008)"}],"container-title":["Lecture Notes in Computer Science","Formal Methods for Industrial Critical Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-10702-8_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T12:22:00Z","timestamp":1746361320000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-10702-8_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319107011","9783319107028"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-10702-8_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]}}}