{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T12:26:35Z","timestamp":1725798395850},"publisher-location":"Cham","reference-count":22,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319111933"},{"type":"electronic","value":"9783319111940"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-11194-0_6","type":"book-chapter","created":{"date-parts":[[2014,8,12]],"date-time":"2014-08-12T14:25:55Z","timestamp":1407853555000},"page":"68-81","source":"Crossref","is-referenced-by-count":0,"title":["Utilizing Multiple Xeon Phi Coprocessors on One Compute Node"],"prefix":"10.1007","author":[{"given":"Xinnan","family":"Dong","sequence":"first","affiliation":[]},{"given":"Jun","family":"Chai","sequence":"additional","affiliation":[]},{"given":"Jing","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Mei","family":"Wen","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Xing","family":"Cai","sequence":"additional","affiliation":[]},{"given":"Chunyuan","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Zhaoyun","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","unstructured":"Top500, China\u2019s Tianhe-2 Supercomputer Takes No.1 Ranking on 41st TOP500 List, http:\/\/www.top500.org\/blog\/lists\/2013\/06\/press-release\/"},{"key":"6_CR2","unstructured":"Dongarra, J.: Visit to the National University for Defense Technology Changsha, http:\/\/www.netlib.org\/utk\/people\/JackDongarra\/PAPERS\/tianhe-2-dongarra-report.pdf"},{"key":"6_CR3","unstructured":"Intel Corporation, Intel Xeon Phi Coprocessor Instruction Set Architecture Reference Manual. Reference number 327364-001 (2012)"},{"key":"6_CR4","volume-title":"Intel Xeon Phi Coprocessor High-Performance Programming","author":"J. Jeffers","year":"2013","unstructured":"Jeffers, J., Reinders, J.C.: Intel Xeon Phi Coprocessor High-Performance Programming. Morgan Kaufmann, Walthman (2013)"},{"key":"6_CR5","unstructured":"Intel MIC Architecture, http:\/\/software.intel.com\/en-us\/articles\/intel-xeon-phi-coprocessor-codename-knights-corner"},{"key":"6_CR6","unstructured":"Intel Corporation, Intel Xeon Phi System Software Developer\u2019s Guide. Reference number 328207-001EN (2012)"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Heinecke, A., Vaidyanathan, K., Smelyanskiy, M., Kobotov, A., Dubtsov, R., Henry, G., Chrysos, G., Dubey, P.: Design and implementation of the Linpack benchmark for single and multi-node systems based on Intel Xeon Phi coprocessor. In: IPDPS (2013), doi:10.1109\/IPDPS.2013.113","DOI":"10.1109\/IPDPS.2013.113"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Si, M., Ishikawa, Y., Direct, M.P.I.: library for Intel Xeon Phi Co-Processors. In: 27th IEEE International Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW), Boston, MA, USA (2013), doi:10.1109\/IPDPSW.2013.179","DOI":"10.1109\/IPDPSW.2013.179"},{"key":"6_CR9","unstructured":"MPICH: High-performance and Portable MPI, http:\/\/www.mpich.org\/"},{"key":"6_CR10","unstructured":"OFS for Xeon Phi, https:\/\/www.openfabrics.org\/images\/docs\/2013Dev_WorkshopnewlineMon_0422\/2013_Workshop_Mon_1430_OpenFabrics_OFS_software_for_Xeon_Phi.pdf"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Cadambi, S., Coviello, G., Li, C., Phull, R., Rao, K., Sankaradass, M., Chakradhar, S.: COSMIC: Middleware for high performance and reliable multiprocessing on Xeon Phi coprocessors. In: Proceedings of the 22nd Int\u2019l Symposium on High-Performance Parallel and Distributed Computing, HPDC 2013 (2013), doi:10.1145\/2462902.2462921","DOI":"10.1145\/2462902.2462921"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"Dokulila, J., Bajrovica, E., Benknera, S., Pllanaa, S., Sandriesera, M., Bachmayerb, B.: High-level support for hybrid parallel execution of C++ applications targeting Intel Xeon Phi coprocessors. In: 2013 International Conference on Computational Science, ICCS 2013 (2013), doi:10.1016\/j.procs.2013.05.430","DOI":"10.1016\/j.procs.2013.05.430"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Schulz, W., Ulerich, K., Malaya, R., Bauman, N., Stogner, T.P., Simmons, R., Early, C.: experiences porting scientific applications to the many integrated core (MIC) platform. In: TACC-Intel Highly Parallel Computing Symposium, Tech. Rep. (2012), doi:10.1145\/2016741.2016764","DOI":"10.1145\/2016741.2016764"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Pennycook, J., Hughes, S., Smelyanskiy, J.C., Jarvis, M., Exploring, A.S.: SIMD for molecular dynamics, using Intel Xeon processors and Intel Xeon Phi coprocessors. In: IEEE Int\u2019l Parallel & Distributed Processing Symposium (2013), doi:10.1109\/IPDPS.2013.44","DOI":"10.1109\/IPDPS.2013.44"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Rosales, C.: Porting to the Intel Xeon Phi: Opportunities and challenges. In: Extreme Scaling Workshop, XSCALE 2013 (2013)","DOI":"10.1109\/XSW.2013.5"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Potluri, S., Bureddy, D., Hamidouche, K., Venkatesh, A., Kandalla, K., Subramoni, H., Panda, D.K.: MVAPICH-PRISM: A Proxy-based Communication Framework using InfiniBand and SCIF for Intel MIC Clusters. In: Int\u2019l Conference on Supercomputing (2013)","DOI":"10.1145\/2503210.2503288"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"Potluri, S., Venkatesh, A., Bureddy, D., Kandalla, K., Panda, K.: D., Efficient intra-node communication on Intel-MIC clusters. In: 13th IEEE Int\u2019l Symposium on Cluster Computing and the Grid, CCGrid 2013 (2013), doi:10.1109\/CCGrid.2013.86","DOI":"10.1109\/CCGrid.2013.86"},{"key":"6_CR18","unstructured":"The Heterogeneous Offload Model for Intel Many Integrated Core Architecture, http:\/\/software.intel.com\/sites\/default\/files\/article\/326701\/heterogeneous-programming-model.pdf"},{"key":"6_CR19","unstructured":"Intel Manycore Platform Software Stack (MPSS), http:\/\/software.intel.com\/en-us\/articles\/intel-manycore-platform-software-stack-mpss#downloads"},{"key":"6_CR20","unstructured":"Intel Corporation, MIC COI API Reference Manual 0.65. Monday December 17 12:12:33 (2012)"},{"key":"6_CR21","unstructured":"Intel Corporation, MIC SCIF API Reference Manual 0.65 for User Mode Linux. Mon Dec17 12:05:03 (2012)"},{"key":"6_CR22","doi-asserted-by":"crossref","unstructured":"Chai, Jun, Hake, Johan, Wu, Nan, Wen, Mei, Cai, Xing, Lines, T., Glenn, Yang, Jing, Su, Huayou, Zhang, Chunyuan, Liao, Xiangke, S.: Towards simulation of subcellular calcium dynamics at nanometre resolution. International Journal of High Performance Computing Applications (2013)","DOI":"10.1177\/1094342013514465"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-11194-0_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T04:21:03Z","timestamp":1598156463000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-11194-0_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319111933","9783319111940"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-11194-0_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]}}}