{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:07:14Z","timestamp":1761646034093,"version":"3.40.5"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319143125"},{"type":"electronic","value":"9783319143132"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-14313-2_24","type":"book-chapter","created":{"date-parts":[[2014,12,11]],"date-time":"2014-12-11T01:56:46Z","timestamp":1418263006000},"page":"279-290","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Improving Energy and Performance with Spintronics Caches in Multicore Systems"],"prefix":"10.1007","author":[{"given":"William","family":"Tuohy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cong","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pushkar","family":"Nandkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nishant","family":"Borse","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David J.","family":"Lilja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Ahn, J., Yoo, S., Choi, K.: Dasca: Dead write prediction assisted stt-ram cache architecture. In: 2014 IEEE 20th International Symposium on High Performance Computer Architecture, HPCA 2014 (February 2014)","key":"24_CR1","DOI":"10.1109\/HPCA.2014.6835944"},{"doi-asserted-by":"crossref","unstructured":"Bhadauria, M., Weaver, V.M., McKee, S.A.: Understanding PARSEC performance on contemporary CMPs. In: IEEE International Symposium on Workload Characterization, IISWC 2009, pp. 98\u2013107 (2009)","key":"24_CR2","DOI":"10.1109\/IISWC.2009.5306793"},{"unstructured":"Bienia, C.: Benchmarking Modern Multiprocessors. Ph.D. thesis, Princeton University (January 2011)","key":"24_CR3"},{"issue":"2","key":"24_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N. Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., Sen, R., Sewell, K., Shoaib, M., Vaish, N., Hill, M.D., Wood, D.A.: The gem5 simulator. SIGARCH Comput. Archit. News\u00a039(2), 1\u20137 (2011), http:\/\/doi.acm.org\/10.1145\/2024716.2024718","journal-title":"SIGARCH Comput. Archit. News"},{"unstructured":"Gebhart, M., Hestness, J., Fatehi, E., Gratz, P., Keckler, S.W.: Running parsec 2.1 on m5. Tech. rep., The University of Texas at Austin, Department of Computer Science (October 2009)","key":"24_CR5"},{"unstructured":"Gill, B.S., Modha, D.S.: Wow: Wise ordering for writes - combining spatial and temporal locality in non-volatile caches. In: Proceedings of the 4th Conference on USENIX Conference on File and Storage Technologies, FAST 2005, vol.\u00a04, p. 10. USENIX Association, Berkeley (2005)","key":"24_CR6"},{"unstructured":"Hewlett-Packard Development\u00a0Company, L.: Cacti 6.5 (2009), http:\/\/www.hpl.hp.com\/research\/cacti\/","key":"24_CR7"},{"doi-asserted-by":"crossref","unstructured":"Jadidi, A., Arjomand, M., Sarbazi-Azad, H.: High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement. In: ISLPED 2011: Proceedings of the 17th IEEE\/ACM International Symposium on Low-Power Electronics and Design. IEEE Press (August 2011)","key":"24_CR8","DOI":"10.1109\/ISLPED.2011.5993611"},{"doi-asserted-by":"crossref","unstructured":"Jog, A., Mishra, A.K., Xu, C., Xie, Y., Narayanan, V., Iyer, R.K., Das, C.R.: Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs. In: DAC 2012: Proceedings of the 49th Annual Design Automation Conference, pp. 243\u2013252 (2012)","key":"24_CR9","DOI":"10.1145\/2228360.2228406"},{"key":"24_CR10","doi-asserted-by":"publisher","first-page":"364","DOI":"10.1145\/325096.325162","volume":"18","author":"N.P. Jouppi","year":"1990","unstructured":"Jouppi, N.P.: Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. ACM SIGARCH Computer Architecture News\u00a018, 364\u2013373 (1990)","journal-title":"ACM SIGARCH Computer Architecture News"},{"doi-asserted-by":"crossref","unstructured":"Kim, Y., Gupta, S.K., Park, S.P., Panagopoulos, G., Roy, K.: Write-optimized reliable design of STT MRAM. In: ISLPED 2012: Proceedings of the 2012 ACM\/IEEE international symposium on Low Power Electronics and Design. ACM Request Permissions (July 2012)","key":"24_CR11","DOI":"10.1145\/2333660.2333664"},{"doi-asserted-by":"crossref","unstructured":"Kwon, K.W., Choday, S.H., Kim, Y., Roy, K.: AWARE (Asymmetric Write Architecture With REdundant Blocks): A High Write Speed STT-MRAM Cache Architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22(4), 712\u2013720","key":"24_CR12","DOI":"10.1109\/TVLSI.2013.2256945"},{"doi-asserted-by":"crossref","unstructured":"Park, S.P., Gupta, S., Mojumder, N., Raghunathan, A., Roy, K.: Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture. In: DAC 2012: Proceedings of the 49th Annual Design Automation Conference. ACM Request Permissions (June 2012)","key":"24_CR13","DOI":"10.1145\/2228360.2228447"},{"issue":"1","key":"24_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/L-CA.2010.1","volume":"9","author":"S. Patil","year":"2010","unstructured":"Patil, S., Lilja, D.J.: Using resampling techniques to compute confidence intervals for the harmonic mean of rate-based performance metrics. Computer Architecture Letters\u00a09(1), 1\u20134 (2010)","journal-title":"Computer Architecture Letters"},{"doi-asserted-by":"crossref","unstructured":"Rasquinha, M., Choudhary, D., Chatterjee, S., Mukhopadhyay, S., Yalamanchili, S.: An energy efficient cache design using spin torque transfer (STT) RAM. In: ISLPED 2010: Proceedings of the 16th ACM\/IEEE International Symposium on Low Power Electronics and Design. ACM Request Permissions (August 2010)","key":"24_CR15","DOI":"10.1145\/1840845.1840931"},{"doi-asserted-by":"crossref","unstructured":"Smullen, C.W.I., Mohan, V., Nigam, A., Gurumurthi, S., Stan, M.R.J.: Relaxing Non-Volatility for Fast and Energy-Efficient STT-RAM Caches. In: 2011 IEEE 17th International Symposium on High Performance Computer Architecture (HPCA), pp. 50\u201361 (2011)","key":"24_CR16","DOI":"10.1109\/HPCA.2011.5749716"},{"doi-asserted-by":"crossref","unstructured":"Sun, Z., Bi, X., Li, H.H., Wong, W.F., Ong, Z.L., Zhu, X., Wu, W.: Multi retention level STT-RAM cache designs with a dynamic refresh scheme. In: MICRO-44 2011: Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture. ACM Request Permissions (December 2011)","key":"24_CR17","DOI":"10.1145\/2155620.2155659"},{"doi-asserted-by":"crossref","unstructured":"Sun, Z., Li, H., Wu, W.: A dual-mode architecture for fast-switching STT-RAM. In: ISLPED 2012: Proceedings of the 2012 ACM\/IEEE International Symposium on Low Power Electronics and Design. ACM Request Permissions (July 2012)","key":"24_CR18","DOI":"10.1145\/2333660.2333673"},{"unstructured":"Tange, O.: Gnu parallel - the command-line power tool. ;Login: The USENIX Magazine\u00a036(1), 42\u201347 (2011), http:\/\/www.gnu.org\/s\/parallel","key":"24_CR19"},{"doi-asserted-by":"crossref","unstructured":"Varma, A., Jacobson, Q.: Destage algorithms for disk arrays with non-volatile caches. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 83\u201395 (June 1995)","key":"24_CR20","DOI":"10.1145\/223982.224042"},{"doi-asserted-by":"crossref","unstructured":"Wu, X., Li, J., Zhang, L., Speight, E., Xie, Y.: Power and performance of read-write aware hybrid caches with non-volatile memories. In: Design, Automation Test in Europe Conference Exhibition, DATE 2009, pp. 737\u2013742 (April 2009)","key":"24_CR21","DOI":"10.1109\/DATE.2009.5090762"},{"doi-asserted-by":"crossref","unstructured":"Wunderlich, R.E., Wenisch, T.F., Falsafi, B., Hoe, J.C.: SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling. In: ISCA 2003: Proceedings of the 30th Annual International Symposium on Computer Architecture. ACM (June 2003)","key":"24_CR22","DOI":"10.1145\/859618.859629"},{"issue":"3","key":"24_CR23","doi-asserted-by":"publisher","first-page":"483","DOI":"10.1109\/TVLSI.2009.2035509","volume":"19","author":"W. Xu","year":"2011","unstructured":"Xu, W., Sun, H., Wang, X., Chen, Y., Zhang, T.: Design of last-level on-chip cache using spin-torque transfer ram (stt ram). IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a019(3), 483\u2013493 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"doi-asserted-by":"crossref","unstructured":"Yoda, H., Fujita, S., Shimomura, N., Kitagawa, E., Abe, K., Nomura, K., Noguchi, H., Ito, J.: Progress of STT-MRAM technology and the effect on normally-off computing systems. In: 2012 IEEE International Electron Devices Meeting (IEDM), pp. 11.3.1\u201311.3.4 (2012)","key":"24_CR24","DOI":"10.1109\/IEDM.2012.6479023"},{"unstructured":"Zhao, H., Glass, B., Amiri, P.K., Lyle, A., Zhang, Y., Chen, Y.J., Rowlands, G., Upadhyaya, P., Zeng, Z., Katine, J.A., Langer, J., Galatsis, K., Jiang, H., Wang, K.L., Krivorotov, I.N., Wang, J.P.: Sub-200 ps spin transfer torque switching in in-plane magnetic tunnel junctions with interface perpendicular anisotropy. Journal of Physics D: Applied Physics 45(2), 025001 (2011)","key":"24_CR25"},{"doi-asserted-by":"crossref","unstructured":"Zhou, P., Zhao, B., Yang, J., Zhang, Y.: Energy reduction for STT-RAM using early write termination. In: ICCAD 2009: Proceedings of the 2009 International Conference on Computer-Aided Design. ACM Request Permissions (November 2009)","key":"24_CR26","DOI":"10.1145\/1687399.1687448"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2014: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-14313-2_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,14]],"date-time":"2025-05-14T00:32:02Z","timestamp":1747182722000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-14313-2_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319143125","9783319143132"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-14313-2_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}