{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,14]],"date-time":"2025-05-14T01:10:03Z","timestamp":1747185003091,"version":"3.40.5"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319143125"},{"type":"electronic","value":"9783319143132"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-14313-2_28","type":"book-chapter","created":{"date-parts":[[2014,12,11]],"date-time":"2014-12-11T01:56:46Z","timestamp":1418263006000},"page":"326-337","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Exploring the Throughput-Fairness Trade-off on Asymmetric Multicore Systems"],"prefix":"10.1007","author":[{"given":"Juan Carlos","family":"Saez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Pousa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando","family":"Castro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Chaver","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel","family":"Prieto-Mat\u00edas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"28_CR1","doi-asserted-by":"crossref","unstructured":"Alameldeen, A.R., Wood, D.A.: IPC considered harmful for multiprocessor workloads. IEEE Micro\u00a026(4) (2006)","DOI":"10.1109\/MM.2006.73"},{"key":"28_CR2","unstructured":"ARM: Benefits of the big.LITTLE Architecture (2012)"},{"key":"28_CR3","doi-asserted-by":"crossref","unstructured":"Becchi, M., Crowley, P.: Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures. In: Proc. of CF 2006, pp. 29\u201340 (2006)","DOI":"10.1145\/1128022.1128029"},{"issue":"2","key":"28_CR4","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1145\/1330555.1330556","volume":"35","author":"L. Cherkasova","year":"2007","unstructured":"Cherkasova, L., Gupta, D., Vahdat, A.: Comparison of the three CPU schedulers in Xen. SIGMETRICS Perform. Eval. Rev.\u00a035(2), 42\u201351 (2007)","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"key":"28_CR5","doi-asserted-by":"crossref","unstructured":"Chitlur, N., et al.: QuickIA: Exploring heterogeneous architectures on real prototypes. In: Proc. of HPCA 2012, pp. 1\u20138 (2012)","DOI":"10.1109\/HPCA.2012.6169046"},{"key":"28_CR6","doi-asserted-by":"crossref","unstructured":"Ebrahimi, E., et al.: Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. In: ASPLOS 2010 (2010)","DOI":"10.1145\/1736020.1736058"},{"key":"28_CR7","doi-asserted-by":"crossref","unstructured":"Eyerman, S., Eeckhout, L.: System-level performance metrics for multiprogram workloads. IEEE Micro\u00a028(3) (2008)","DOI":"10.1109\/MM.2008.44"},{"key":"28_CR8","doi-asserted-by":"crossref","unstructured":"Gabor, R., Weiss, S., Mendelson, A.: Fairness and throughput in switch on event multithreading. In: Proc. of MICRO 2006 (2006)","DOI":"10.1109\/MICRO.2006.25"},{"issue":"7","key":"28_CR9","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/MC.2008.209","volume":"41","author":"M.D. Hill","year":"2008","unstructured":"Hill, M.D., Marty, M.R.: Amdahl\u2019s Law in the Multicore Era. IEEE Computer\u00a041(7), 33\u201338 (2008)","journal-title":"IEEE Computer"},{"key":"28_CR10","doi-asserted-by":"crossref","unstructured":"Joao, J.A., et al.: Utility-based acceleration of multithreaded applications on asymmetric CMPs. In: Proc. of ISCA 2013, pp. 154\u2013165 (2013)","DOI":"10.1145\/2508148.2485936"},{"key":"28_CR11","doi-asserted-by":"crossref","unstructured":"Koufaty, D., Reddy, D., Hahn, S.: Bias Scheduling in Heterogeneous Multi-core Architectures. In: Proc. of Eurosys 2010 (2010)","DOI":"10.1145\/1755913.1755928"},{"key":"28_CR12","doi-asserted-by":"crossref","unstructured":"Kumar, R., et al.: Single-ISA Heterogeneous Multi-Core Architectures: the Potential for Processor Power Reduction. In: Proc. of MICRO, vol.\u00a036 (2003)","DOI":"10.1109\/L-CA.2003.6"},{"key":"28_CR13","doi-asserted-by":"crossref","unstructured":"Kumar, R., et al.: Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In: Proc. of ISCA 2004 (2004)","DOI":"10.1145\/1028176.1006707"},{"key":"28_CR14","doi-asserted-by":"crossref","unstructured":"Kwon, Y., et al.: Virtualizing performance asymmetric multi-core systems. In: Proceedings of ISCA 2011 (2011)","DOI":"10.1145\/2000064.2000071"},{"key":"28_CR15","doi-asserted-by":"crossref","unstructured":"Li, T., et al.: Operating system support for overlapping-ISA heterogeneous multi-core architectures. In: HPCA 2010, pp. 1\u201312 (2010)","DOI":"10.1109\/HPCA.2010.5416660"},{"key":"28_CR16","doi-asserted-by":"crossref","unstructured":"Mutlu, O., Moscibroda, T.: Stall-time fair memory access scheduling for chip multiprocessors. In: Proc. of MICRO 2007 (2007)","DOI":"10.1109\/MICRO.2007.21"},{"key":"28_CR17","unstructured":"Pousa, A., et al.: Theoretical study on the performance of an asymmetry-aware round-robin scheduler. TR - 5028A. Dept. of Computer Architecture. UCM (2012), https:\/\/artecs.dacya.ucm.es\/sites\/default\/files\/dacya-tr5028A.pdf"},{"key":"28_CR18","doi-asserted-by":"crossref","unstructured":"Saez, J.C., et al.: A Comprehensive Scheduler for Asymmetric Multicore Systems. In: Proc. of ACM Eurosys 2010 (2010)","DOI":"10.1145\/1755913.1755929"},{"key":"28_CR19","doi-asserted-by":"crossref","unstructured":"Saez, J.C., et al.: Leveraging core specialization via OS scheduling to improve performance on asymmetric multicore systems. ACM TOCS 30(2) (April 2012)","DOI":"10.1145\/2166879.2166880"},{"key":"28_CR20","doi-asserted-by":"crossref","unstructured":"Saez, J.C.: et\u00a0al.: Delivering fairness and priority enforcement on asymmetric multicore systems via OS scheduling. In: Proc. of ACM SIGMETRICS (2013)","DOI":"10.1145\/2465529.2465532"},{"key":"28_CR21","doi-asserted-by":"crossref","unstructured":"Shelepov, D., et\u00a0al.: HASS: a Scheduler for Heterogeneous Multicore Systems. ACM SIGOPS OSR 43(2) (2009)","DOI":"10.1145\/1531793.1531804"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2014: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-14313-2_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,14]],"date-time":"2025-05-14T00:31:49Z","timestamp":1747182709000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-14313-2_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319143125","9783319143132"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-14313-2_28","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}