{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T03:32:04Z","timestamp":1742959924989,"version":"3.40.3"},"publisher-location":"Cham","reference-count":35,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319147192"},{"type":"electronic","value":"9783319147208"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-14720-8_13","type":"book-chapter","created":{"date-parts":[[2014,12,29]],"date-time":"2014-12-29T09:26:01Z","timestamp":1419845161000},"page":"268-282","source":"Crossref","is-referenced-by-count":0,"title":["Transactional Memory for Reliability"],"prefix":"10.1007","author":[{"given":"Gulay","family":"Yalcin","sequence":"first","affiliation":[]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Adir, A., Goodman, D., Hershcovich, D., Hershkovitz, O., Hickerson, B., Holtz, K., Kadry, W., Koyfman, A., Ludden, J., Meissner, C., Nahir, A., Pratt, R.R., Schiffli, M., Onge, B., Thompto, B., Tsanko, E., Ziv, A.: Verification of transactional memory in power8. In: Proceedings of the The 51st Annual Design Automation Conference on Design Automation Conference, pp. 58:1\u201358:6 (2014)","DOI":"10.1145\/2593069.2593241"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Agarwal, R., Garg, P., Torrellas, J.: Rebound: scalable checkpointing for coherent shared memory. In: Proceedings of the 38th Annual International Symposium on Computer Architecture, ISCA 2011, pp. 153\u2013164 (2011)","DOI":"10.1145\/2000064.2000083"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Franklin, M., et al.: Built-in Self-Testing of Random-Access Memories. IEEE Computer 23(10) (October1990)","DOI":"10.1109\/2.58236"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Wells., P.M., et al.: Adapting to Intermittent Faults in Multicore Systems. In: Proceedings of the 13th ASPLOS, pp. 255\u2013264 (2008)","DOI":"10.1145\/1346281.1346314"},{"key":"13_CR5","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1109\/MDT.2005.69","volume":"22","author":"R. Baumann","year":"2005","unstructured":"Baumann, R.: Soft errors in advanced computer systems. IEEE Design and Test\u00a022, 258\u2013266 (2005)","journal-title":"IEEE Design and Test"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Bidokhti, N.: SEU Concept to Reality (Allocation, Prediction, Mitigation). In: RAMS (2010)","DOI":"10.1109\/RAMS.2010.5448078"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Bieniusa, A., Fuhrmann, T.: Consistency in hindsight: A fully decentralized stm algorithm, pp. 1\u201312 (2010)","DOI":"10.1109\/IPDPS.2010.5470446"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Bocchino, R.L., Adve, V.S., Chamberlain, B.L.: Software transactional memory for large scale clusters. In: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 247\u2013258 (2008)","DOI":"10.1145\/1345206.1345242"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Carvalho, N., Romano, P., Rodrigues, L.: A generic framework for replicated software transactional memories. In: Proceedings of the Tenth IEEE International Symposium on Networking Computing and Applications, pp. 271\u2013274 (2011)","DOI":"10.1109\/NCA.2011.45"},{"key":"13_CR10","unstructured":"Chen, D.: Local Rollback for Fault-Tolerance in Parallel Computing systems, United States Patent Application, 12\/696780 (2011)"},{"key":"13_CR11","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/MM.2003.1225959","volume":"23","author":"C. Constantinescu","year":"2003","unstructured":"Constantinescu, C.: Trends and challenges in vlsi circuit reliability. IEEE Micro\u00a023, 14\u201319 (2003)","journal-title":"IEEE Micro"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Couceiro, M., Romano, P., Carvalho, N., Rodrigues, L.: D2stm: Dependable distributed software transactional memory. In: Proceedings of the 2009 15th IEEE Pacific Rim International Symposium on Dependable Computing, pp. 307\u2013313 (2009)","DOI":"10.1109\/PRDC.2009.55"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"Dhoke, A., Ravindran, B., Zhang, B.: On closed nesting and checkpointing in fault-tolerant distributed transactional memory. In: IEEE International Symposium on Parallel and Distributed Processing, pp. 41\u201352 (2013)","DOI":"10.1109\/IPDPS.2013.103"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"Fetzer, C., Felber, P.: Transactional memory for dependable embedded systems. In: 7th Workshop on Hot Topics in System Dependability (HotDep), pp. 223\u2013227. IEEE (2011)","DOI":"10.1109\/DSNW.2011.5958817"},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"Gong, R., Dai, K., Wang, Z.: Transient Fault Recovery on Chip Multiprocessor based on Dual Core Redundancy and Context Saving. In: International Conference for Young Computer Scientists, pp. 148\u2013153 (2008)","DOI":"10.1109\/ICYCS.2008.271"},{"issue":"2","key":"13_CR16","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1145\/1028176.1006711","volume":"32","author":"L. Hammond","year":"2004","unstructured":"Hammond, L., Wong, V., Chen, M., Carlstrom, B.D., Davis, J.D., Hertzberg, B., Prabhu, M.K., Wijaya, H., Kozyrakis, C., Olukotun, K.: Transactional memory coherence and consistency. SIGARCH Computer Architecture News\u00a032(2), 102 (2004)","journal-title":"SIGARCH Computer Architecture News"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"Kotselidis, C., Ansari, M., Jarvis, K., Lujn, M., Kirkham, C., Watson, I.: Distm: A software transactional memory framework for clusters. In: Proceedings of the International Conference on Parallel Processing (ICPP), pp. 51\u201358 (2008)","DOI":"10.1109\/ICPP.2008.59"},{"key":"13_CR18","doi-asserted-by":"publisher","first-page":"329","DOI":"10.1109\/TDMR.2005.855685","volume":"5","author":"S.E. Michalak","year":"2005","unstructured":"Michalak, S.E., Harris, K.W., Hengartner, N.W., Takala, B.E., Wender, S.A.: Predicting the Number of Fatal Soft Errors in Los Alamos National Labratory\u2019s ASC Q Computer. IEEE Transactions on Device and Materials Reliability\u00a05, 329\u2013335 (2005)","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"key":"13_CR19","first-page":"254","volume-title":"LogTM: log-based transactional memory","author":"K. Moore","year":"2006","unstructured":"Moore, K., Bobba, J., Moravan, M., Hill, M., Wood, D.: LogTM: log-based transactional memory, vol.\u00a012, pp. 254\u2013265. Austin, Texas (2006)"},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"Mukherjee, S.S., Kontz, M., Reinhardt, S.K.: Detailed Design and Evaluation of Redundant Multithreading Alternatives. In: Proceedings of the International Symposium on Computer Architecture, pp. 99\u2013110 (2002)","DOI":"10.1145\/545214.545227"},{"key":"13_CR21","unstructured":"Mukherjee, S.: Architecture Design for Soft Errors (2008)"},{"key":"13_CR22","doi-asserted-by":"crossref","unstructured":"Rashid, L., Pattabiraman, K., Gopalakrishnan, S.: Towards understanding the effects of intermittent hardware faults on programs. Dependable Systems and Networks Workshops, 101\u2013106 (2010)","DOI":"10.1109\/DSNW.2010.5542613"},{"key":"13_CR23","unstructured":"Riegel, T., Felber, P., Fetzer, C.: Composable error recovery with transactional memory. Bulletin of the European Association for Theoretical Computer Science (BEATCS)\u00a099 (2009)"},{"key":"13_CR24","doi-asserted-by":"crossref","unstructured":"Romano, P., Rodrigues, L., Carvalho, N., Cachopo, J.: Cloud-tm: Harnessing the cloud with distributed transactional memories. SIGOPS Oper. Syst. Rev.\u00a044(2), 1\u20136 (2010)","DOI":"10.1145\/1773912.1773914"},{"key":"13_CR25","doi-asserted-by":"crossref","unstructured":"Sanchez, D., Cebrian, J.M., Garcia, J.M., Aragon, J.L.: Soft-error mitigation by means of decoupled transactional memory threads. Distributed Computing, 1\u201316 (2014)","DOI":"10.1007\/s00446-014-0215-6"},{"key":"13_CR26","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/40.755464","volume":"19","author":"T.J.A. Slegel","year":"1999","unstructured":"Slegel, T.J.A.: IBM\u2019s S\/390 G5 Microprocessor Design. IEEE Micro\u00a019, 12\u201323 (1999)","journal-title":"IEEE Micro"},{"key":"13_CR27","doi-asserted-by":"crossref","unstructured":"Tomi\u0107, S., Perfumo, C., Kulkarni, C., Armejach, A., Cristal, A., Unsal, O., Harris, T., Valero, M.: Eazyhtm: eager-lazy hardware transactional memory. In: Micro-42: Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture, New York, NY, USA, pp. 145\u2013155 (2009)","DOI":"10.1145\/1669112.1669132"},{"key":"13_CR28","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-319-03089-0_1","volume-title":"Stabilization, Safety, and Security of Distributed Systems","author":"J.-T. Wamhoff","year":"2013","unstructured":"Wamhoff, J.-T., Schwalbe, M., Faqeh, R., Fetzer, C., Felber, P.: Transactional encoding for tolerating transient hardware errors. In: Higashino, T., Katayama, Y., Masuzawa, T., Potop-Butucaru, M., Yamashita, M. (eds.) SSS 2013. LNCS, vol.\u00a08255, pp. 1\u201316. Springer, Heidelberg (2013)"},{"key":"13_CR29","doi-asserted-by":"crossref","unstructured":"Weaver, C., Emer, J., Mukherjee, S.S., Reinhardt, S.K.: Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor. In: Proceedings of the 31st Annual International Symposium on Computer Architecture, pp. 264\u2013275 (2004)","DOI":"10.1145\/1028176.1006723"},{"key":"13_CR30","unstructured":"Wood, A., Jardine, R., Bartlett, W.: Data integrity in HP NonStop servers. In: Workshop on SELSE (2006)"},{"key":"13_CR31","doi-asserted-by":"crossref","unstructured":"Yalcin, G., Unsal, O., Cristal, A.: FaulTM: Fault-Tolerance Using Hardware Transactional Memory. In: Design, Automation and Test in Europe DATE (2012)","DOI":"10.7873\/DATE.2013.058"},{"key":"13_CR32","doi-asserted-by":"crossref","unstructured":"Yalcin, G., Unsal, O., Cristal, A.: Fault Tolerance for Multi-Threaded Applications by Leveraging Hardware Transactional Memory. In: International Conference on Computing Frontiers (2013)","DOI":"10.1145\/2482767.2482773"},{"key":"13_CR33","unstructured":"Yalcin, G., Unsal, O., Cristal, A., Hur, I., Valero, M.: FaulTM: Fault-Tolerance Using Hardware Transactional Memory. In: Workshop on Parallel Execution of Sequential Programs on Multi-Core Architecture PESPMA (2010)"},{"key":"13_CR34","doi-asserted-by":"crossref","unstructured":"Yalcin, G., Unsal, O.S., Cristal, A., Hur, I., Valero, M.: SymptomTM: Symptom-Based Error Detection and Recovery Using Hardware Transactional Memory. In: International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 199\u2013200. IEEE (2011)","DOI":"10.1109\/PACT.2011.39"},{"key":"13_CR35","doi-asserted-by":"crossref","unstructured":"Yoo, R.M., Hughes, C.J., Lai, K., Rajwar, R.: Performance evaluation of intel transactional synchronization extensions for high-performance computing. In: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, pp. 19:1-19:11 (2013)","DOI":"10.1145\/2503210.2503232"}],"container-title":["Lecture Notes in Computer Science","Transactional Memory. Foundations, Algorithms, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-14720-8_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T23:13:55Z","timestamp":1558307635000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-14720-8_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319147192","9783319147208"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-14720-8_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]}}}