{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T21:10:10Z","timestamp":1747775410062,"version":"3.41.0"},"publisher-location":"Cham","reference-count":46,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319157191"},{"type":"electronic","value":"9783319157207"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-15720-7_22","type":"book-chapter","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T07:01:01Z","timestamp":1425970861000},"page":"307-320","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Evaluation of Cache Coherence Mechanisms for Multicore Processors"],"prefix":"10.1007","author":[{"given":"Malik","family":"Al-Manasia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zenon","family":"Chaczko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,11]]},"reference":[{"key":"22_CR1","doi-asserted-by":"crossref","unstructured":"Abts, D., Scott, S., Lilja, D.J.: So many states, so little time: verifying memory coherence in the Cray X1. In: IEEE Proceedings of International Parallel and Distributed Processing Symposium, p. 10(2003)","DOI":"10.1109\/IPDPS.2003.1213087"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Bianchini, R., Chaiken, D., Johnson, K.L., Kranz, D., Kubiatowicz, J., Lim, B.-H., Mackenzie, K., Yeung, D.: The MIT Alewife machine: architecture and performance. In: IEEE Proceedings of 22nd Annual International Symposium on Computer Architecture, pp. 2\u201313 (1995)","DOI":"10.1145\/225830.223985"},{"issue":"2","key":"22_CR3","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/MC.2003.1178046","volume":"36","author":"AR Alameldeen","year":"2003","unstructured":"Alameldeen, A.R., Martin, M.M., Mauer, C.J., Moore, K.E., Xu, M., Hill, M.D., Wood, D.A., Sorin, D.J.: Simulating a 2M Commercial Server on a 2K PC. Computer 36(2), 50\u201357 (2003)","journal-title":"Computer"},{"key":"22_CR4","unstructured":"Al-Manasia, M., Al-Omari, F., Al-Jarrah, M.: Modeling and evaluation of cache coherence mechanisms for multicore processors. Masters Thesis, Yarmouk University (2011). http:\/\/repository.yu.edu.jo\/handle\/123456789\/1505"},{"key":"22_CR5","unstructured":"Al-Manasia, M., Chaczko, Z.: A survey of computer system architecture simulators, case study: sniper. In: Proceedings of the 2nd Asia-Pacific Conference on Computer-Aided System Engineering, APCASE 2014, 10\u201312 February 2014, South Kuta, Indonesia, pp. 14\u201315 (2014). ISBN: 978-0-9924518-0-6"},{"issue":"3","key":"22_CR6","first-page":"3","volume":"26","author":"LA Barroso","year":"1998","unstructured":"Barroso, L.A., Gharachorloo, K., Bugnion, E.: Memory system characterization of commercial workloads. In: ACM SIGARCH Computer Architecture News 26(3), 3\u201314 (1998)","journal-title":"In: ACM SIGARCH Computer Architecture News"},{"issue":"2","key":"22_CR7","first-page":"93","volume":"28","author":"LA Barroso","year":"2000","unstructured":"Barroso, L.A., Gharachorloo, K., McNamara, R., Nowatzyk, A., Qadeer, S., Sano, B., Smith, S., Stets, R., Verghese, B.: Piranha: a scalable architecture based on single-chip multiprocessing. In: ACM SIGARCH Computer Architecture News 28(2), 93\u2013282 (2000)","journal-title":"In: ACM SIGARCH Computer Architecture News"},{"key":"22_CR8","doi-asserted-by":"crossref","unstructured":"Bilir, E.E., Dickson, R.M., Hu, Y., Plakal, M., Sorin, D.J., Hill, M.D., Wood, D.A.: Multicast snooping: a new coherence method using a multicast address network. In: IEEE Proceedings of the 26th International Symposium on Computer Architecture, pp. 294\u2013304 (1999)","DOI":"10.1145\/307338.301004"},{"key":"22_CR9","unstructured":"Borkenhagen, J.M., Hoover, R.D., Valk, K.M.: EXA cache\/scalability controllers. In: IBM Enterprise X-Architecture Technology: Reaching the Summit, pp. 37\u201350 (2002)"},{"issue":"12","key":"22_CR10","doi-asserted-by":"publisher","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","volume":"100","author":"LM Censier","year":"1978","unstructured":"Censier, L.M., Feautrier, P.: A new solution to coherence problems in multicache systems. IEEE Trans. Comput. 100(12), 1112\u20131118 (1978)","journal-title":"IEEE Trans. Comput."},{"key":"22_CR11","doi-asserted-by":"crossref","unstructured":"Chandra, D., Guo, F., Kim, S., Solihin, Y.: Predicting inter-thread cache contention on a chip multi-processor architecture. In: IEEE 11th International Symposium on High-Performance Computer Architecture, pp. 340\u2013351 (2005)","DOI":"10.1109\/HPCA.2005.27"},{"issue":"1","key":"22_CR12","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/40.653032","volume":"18","author":"A Charlesworth","year":"1998","unstructured":"Charlesworth, A.: Starfire: extending the SMP envelope. IEEE Micro 18(1), 39\u201349 (1998)","journal-title":"IEEE Micro"},{"issue":"1","key":"22_CR13","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/40.988688","volume":"22","author":"A Charlesworth","year":"2002","unstructured":"Charlesworth, A.: The sun fireplane interconnect. IEEE Micro 22(1), 36\u201345 (2002)","journal-title":"IEEE Micro"},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"Clapp, R., Lovett, T.: STiNG: A CC-NUMA computer system for the commercial marketplace. In: IEEE 23rd Annual International Symposium on Computer Architecture (1996)","DOI":"10.1145\/232973.233006"},{"key":"22_CR15","doi-asserted-by":"crossref","unstructured":"Cvetanovic, Z.: Performance analysis of the alpha 21364-based HP GS1280 multiprocessor. In: IEEE Proceedings of 30th Annual International Symposium on Computer Architecture, pp. 218\u2013228 (2003)","DOI":"10.1145\/859618.859643"},{"key":"22_CR16","volume-title":"Tightly coupled multiprocessor system speeds memory-access times","author":"SJ Frank","year":"1984","unstructured":"Frank, S.J.: Tightly coupled multiprocessor system speeds memory-access times, vol. 1. Electronics, United States (1984)"},{"key":"22_CR17","doi-asserted-by":"crossref","unstructured":"Galles, M., Williams, E.: Performance optimizations, implementation, and verification of the SGI challenge multiprocessor. In: Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences, vol. 1, pp. 134\u2013143. IEEE (1994)","DOI":"10.1109\/HICSS.1994.323177"},{"issue":"5","key":"22_CR18","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1109\/MC.2005.160","volume":"38","author":"D Geer","year":"2005","unstructured":"Geer, D.: Chip makers turn to multicore processors. Computer 38(5), 11\u201313 (2005)","journal-title":"Computer"},{"key":"22_CR19","unstructured":"Gharachorloo, K., Barroso, L.A., Nowatzyk, A.: Efficient ECC-based directory implementations for scalable multiprocessors. In: Proceedings of the 12th Symposium on Computer Architecture and High-Performance Computing (SBAC-PAD 2000) (2000)"},{"key":"22_CR20","doi-asserted-by":"crossref","unstructured":"Gharachorloo, K., Sharma, M., Steely, S., Van Doren, S.: Architecture and design of AlphaServer GS320. In: ACM SIGARCH Computer Architecture News 28, 13\u201324. ACM (2000)","DOI":"10.1145\/378995.378997"},{"key":"22_CR21","doi-asserted-by":"crossref","unstructured":"Goodman, J.R.: Using cache memory to reduce processor-memory traffic. In: 25 Years of the International Symposia on Computer Architecture (selected papers), pp. 255\u2013262. ACM (1998)","DOI":"10.1145\/285930.285984"},{"issue":"3","key":"22_CR22","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1109\/40.768506","volume":"19","author":"T Horel","year":"1999","unstructured":"Horel, T., Lauterbach, G.: UltraSPARC-III: designing third-generation 64-bit performance. IEEE Micro 19(3), 73\u201385 (1999)","journal-title":"IEEE Micro"},{"key":"22_CR23","doi-asserted-by":"crossref","unstructured":"Hsu, L.R., Reinhardt, S.K., Iyer, R., Makineni, S.: Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. In: Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques, pp. 13\u201322. ACM (2006)","DOI":"10.1145\/1152154.1152161"},{"key":"22_CR24","doi-asserted-by":"crossref","unstructured":"Iyer, R.: CQoS: a framework for enabling QoS in shared caches of CMP platforms. In: Proceedings of the 18th Annual International Conference on Supercomputing, pp. 257\u2013266. ACM (2004)","DOI":"10.1145\/1006209.1006246"},{"key":"22_CR25","doi-asserted-by":"crossref","unstructured":"Katz, R.H., Eggers, S.J, Wood, D.A., Perkins, C, Sheldon, R.G.: Implementing a cache consistency protocol, vol. 13. IEEE Computer Society Press (1985)","DOI":"10.1145\/327070.327237"},{"key":"22_CR26","doi-asserted-by":"crossref","unstructured":"Kuskin, J., Ofelt, D., Heinrich, M., Heinlein, J., Simoni, R., Gharachorloo, K., Chapin, J., Nakahira, D., Baxter, J., Horowitz, M.: The stanford flash multiprocessor. In: IEEE Proceedings the 21st Annual International Symposium on Computer Architecture, pp. 302\u2013313 (1994)","DOI":"10.1145\/192007.192056"},{"key":"22_CR27","doi-asserted-by":"crossref","unstructured":"Lenoski, D., Laudon, J., Gharachorloo, K., Gupta, A., Hennessy, J.: The directory-based cache coherence protocol for the DASH multiprocessor, vol. 18. ACM (1990)","DOI":"10.1145\/325096.325132"},{"issue":"3","key":"22_CR28","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/2.121510","volume":"25","author":"D Lenoski","year":"1992","unstructured":"Lenoski, D., Laudon, J., Gharachorloo, K., Weber, W.-D., Gupta, A., Hennessy, J., Horowitz, M., Lam, M.S.: The stanford dash multiprocessor. Computer 25(3), 63\u201379 (1992)","journal-title":"Computer"},{"key":"22_CR29","doi-asserted-by":"crossref","unstructured":"Loudon, J., Lenoski, D.: The SGI origin: a ccNUMA highly scalable server. In: Proceedings of the 24th International Symposium on Computer Architecture. Silicon Graphics Inc. (1997)","DOI":"10.1145\/264107.264206"},{"key":"22_CR30","doi-asserted-by":"crossref","unstructured":"Martin, M.M., Harper, P.J., Sorin, D.J., Hill, M.D., Wood, D.A.: Using destination-set prediction to improve the latency\/bandwidth tradeoff in shared-memory multiprocessors. In: IEEE Proceedings of the 30th Annual International Symposium on Computer Architecture, pp. 206\u2013217 (2003)","DOI":"10.1145\/871656.859642"},{"key":"22_CR31","doi-asserted-by":"crossref","unstructured":"Martin, M.M., Hill, M.D., Wood, D.A.: Token coherence: decoupling performance and correctness. In: IEEE Proceedings of the 30th Annual International Symposium on Computer Architecture, pp. 182\u2013193 (2003)","DOI":"10.1145\/871656.859640"},{"key":"22_CR32","doi-asserted-by":"crossref","unstructured":"Martin, M.M., Sorin, D.J., Ailamaki, A., Alameldeen, A.R., Dickson, R.M., Mauer, C.J., Moore, K.E., Plakal, M., Hill, M.D., Wood, D.A.: Timestamp snooping: an approach for extending SMPs. In: ACM SIGARCH Computer Architecture News. 28, pp. 25\u201336. ACM (2000)","DOI":"10.1145\/378995.378998"},{"key":"22_CR33","doi-asserted-by":"crossref","unstructured":"Martin, M.M.: Token Coherence, University of Wisconsin (2003)","DOI":"10.1145\/859618.859640"},{"issue":"6","key":"22_CR34","doi-asserted-by":"publisher","first-page":"108","DOI":"10.1109\/MM.2003.1261394","volume":"23","author":"MM Martin","year":"2003","unstructured":"Martin, M.M., Hill, M.D., Wood, D.A.: Token coherence: a new framework for shared-memory multiprocessors. IEEE Micro 23(6), 108\u2013116 (2003)","journal-title":"IEEE Micro"},{"issue":"4","key":"22_CR35","first-page":"92","volume":"33","author":"MM Martin","year":"2005","unstructured":"Martin, M.M., Sorin, D.J., Beckmann, B.M., Marty, M.R., Xu, M., Alameldeen, A.R., Moore, K.E., Hill, M.D., Wood, D.A.: Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. In: ACM SIGARCH Computer Architecture News 33(4), 92\u201399 (2005)","journal-title":"In: ACM SIGARCH Computer Architecture News"},{"key":"22_CR36","unstructured":"Marty, M.R.: Cache coherence techniques for multicore processors. PhD thesis, University of Wisconsin (2008)"},{"key":"22_CR37","doi-asserted-by":"crossref","unstructured":"McCreight, E.M.: The dragon computer system. In: Microarchitecture of VLSI Computers, pp. 83\u2013101. Springer (1985)","DOI":"10.1007\/978-94-009-5143-3_3"},{"key":"22_CR38","doi-asserted-by":"crossref","unstructured":"Moore, G.E.: Cramming more components onto integrated circuits. Reprinted from Electronics 38(8), 114 (1965) IEEE Solid-State Circuits Newslett. 11(5), 33\u201335 (2006)","DOI":"10.1109\/N-SSC.2006.4785860"},{"key":"22_CR39","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/HIS.2001.946702","volume":"9","author":"SS Mukherjee","year":"2001","unstructured":"Mukherjee, S.S., Bannon, P., Lang, S., Spink, A., Webb, D.: The alpha 21364 network architecture. IEEE Hot Interconnects 9, 113\u2013117 (2001)","journal-title":"IEEE Hot Interconnects"},{"key":"22_CR40","doi-asserted-by":"crossref","unstructured":"Nowatzyk, A., Aybay, G., Browne, M., Kelly, E., Lee, D., Parkin, M.: The S3. mp scalable shared memory multiprocessor. In: IEEE Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences, vol. 1, pp. 144\u2013153 (1994)","DOI":"10.1109\/HICSS.1994.323149"},{"key":"22_CR41","unstructured":"Rao, W.: Multi processors, their memory organizations and implementations by Intel and AMD (2009) http:\/\/ece.uic.edu\/~ wenjing\/courses\/fa08ECE569\/ECE569\/w21.pdf"},{"issue":"6","key":"22_CR42","doi-asserted-by":"publisher","first-page":"556","DOI":"10.1109\/TPDS.2002.1011412","volume":"13","author":"DJ Sorin","year":"2002","unstructured":"Sorin, D.J., Plakal, M., Condon, A.E., Hill, M.D., Martin, M.M.K., Wood, D.A.: Specifying and verifying a broadcast and a multicast snooping cache coherence protocol. IEEE Trans. Parallel Distrib. Syst. 13(6), 556\u2013578 (2002)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"22_CR43","doi-asserted-by":"crossref","unstructured":"Tang, C.: Cache system design in the tightly coupled multiprocessor system. In: Proceedings of the National Computer Conference and Exposition, 7\u201310 June 1976, pp. 749\u2013753. ACM (1976)","DOI":"10.1145\/1499799.1499901"},{"issue":"1","key":"22_CR44","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1147\/rd.461.0005","volume":"46","author":"JM Tendler","year":"2002","unstructured":"Tendler, J.M., Dodson, J.S., Fields, J., Le, H., Sinharoy, B.: POWER4 system microarchitecture. IBM J. Res. Dev. 46(1), 5\u201325 (2002)","journal-title":"IBM J. Res. Dev."},{"issue":"8","key":"22_CR45","doi-asserted-by":"publisher","first-page":"909","DOI":"10.1109\/12.2243","volume":"37","author":"CP Thacker","year":"1988","unstructured":"Thacker, C.P., Stewart, L.C., Satterthwaite Jr, E.H.: Firefly: a multiprocessor workstation. IEEE Trans. Comput. 37(8), 909\u2013920 (1988)","journal-title":"IEEE Trans. Comput."},{"key":"22_CR46","unstructured":"WindRiver, Wind River Simics \u201cFull System Simulation\u201d. www.windriver.com\/products\/simics\/"}],"container-title":["Studies in Computational Intelligence","Computational Intelligence and Efficiency in Engineering Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-15720-7_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T20:33:51Z","timestamp":1747773231000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-15720-7_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319157191","9783319157207"],"references-count":46,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-15720-7_22","relation":{},"ISSN":["1860-949X","1860-9503"],"issn-type":[{"type":"print","value":"1860-949X"},{"type":"electronic","value":"1860-9503"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"11 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}