{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T04:35:28Z","timestamp":1747802128329,"version":"3.41.0"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319160856"},{"type":"electronic","value":"9783319160863"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16086-3_15","type":"book-chapter","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T15:56:20Z","timestamp":1426002980000},"page":"186-198","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Network Interface with Task Spawning Support for NoC-Based DSM Architectures"],"prefix":"10.1007","author":[{"given":"Aurang","family":"Zaib","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"Hei\u00dfwolf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Weichslgartner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Wild","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Herkersdorf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,11]]},"reference":[{"key":"15_CR1","unstructured":"Agarwal, A.: The tile processor: A 64-core multicore for embedded processing. In: HPEC (2007)"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Howard, J., Dighe, S., Hoskote, Y., et al.: A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS. In: ISSCC (2010)","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"Benini, L., Micheli, G.D.: Networks on chips: a new SoC paradigm. Computer (2002)","DOI":"10.1109\/2.976921"},{"issue":"8","key":"15_CR4","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/2.84877","volume":"24","author":"B Nitzberg","year":"1991","unstructured":"Nitzberg, B., Lo, V.: Distributed shared memory: A survey of issues and algorithms. Computer 24(8), 52\u201360 (1991)","journal-title":"Computer"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Yelick, K., Bonachea, D., Chen, W.-Y., Colella, P., Datta, K., Duell, J., Graham, S.L., Hargrove, P., Hilfinger, P., Husbands, P., et al.: Productivity and performance using partitioned global address space languages. In: Proceedings of the 2007 International Workshop on Parallel Symbolic Computation, pp. 24\u201332. ACM (2007)","DOI":"10.1145\/1278177.1278183"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Tota, S.V., Casu, M.R., Roch, M.R., Rostagno, L., Zamboni, M.: Medea: a hybrid shared-memory\/message-passing multiprocessor noc-based architecture. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 45\u201350 (2010)","DOI":"10.1109\/DATE.2010.5457237"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"Chen, X., Lu, Z., Jantsch, A., Chen, S.: Supporting distributed shared memory on multi-core network-on-chips using a dual microcoded controller. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 39\u201344 (2010)","DOI":"10.1109\/DATE.2010.5457240"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"Kavadias, S.G., Katevenis, M.G., Zampetakis, M., Nikolopoulos, D.S.: On-chip communication and synchronization mechanisms with cache-integrated network interfaces. In: Proceedings of the 7th ACM International Conference on Computing Frontiers, ser. CF 2010 (2010)","DOI":"10.1145\/1787275.1787328"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Adve, S.V., Adve, V.S., Hill, M.D., Vernon, M.K.: Comparison of hardware and software cache coherence schemes (1991)","DOI":"10.1145\/115952.115982"},{"key":"15_CR10","unstructured":"Oechslein, B., Schedel, J., Klein\u00f6der, J., Bauer, L., Henkel, J., Lohmann, D., Schr\u00f6der-Preikschat, W.: Octopos: a parallel operating system for invasive computing. In: Proceedings of the International Workshop on Systems for Future Multi-Core Architectures (SFMA), EuroSys, pp. 9\u201314 (2011)"},{"issue":"8","key":"15_CR11","doi-asserted-by":"publisher","first-page":"2603","DOI":"10.1016\/j.compeleceng.2013.06.005","volume":"39","author":"J Heisswolf","year":"2013","unstructured":"Heisswolf, J., Koenig, R., Kupper, M., Becker, J.: Providing multiple hard latency and throughput guarantees for packet switching networks on chip. Computers & Electrical Engineering 39(8), 2603\u20132622 (2013). http:\/\/www.sciencedirect.com\/science\/article\/pii\/S0045790613001638","journal-title":"Computers & Electrical Engineering"},{"issue":"3","key":"15_CR12","doi-asserted-by":"publisher","first-page":"396","DOI":"10.1166\/jolpe.2009.1039","volume":"5","author":"A-M Rahmani","year":"2009","unstructured":"Rahmani, A.-M., Afzali-Kusha, A., Pedram, M.: A novel synthetic traffic pattern for power\/performance analysis of network-on-chips using negative exponential distribution. Journal of Low Power Electronics 5(3), 396\u2013405 (2009)","journal-title":"Journal of Low Power Electronics"},{"key":"15_CR13","unstructured":"Gaiesler, J.: The leon processor user\u2019s manual, July 2001. http:\/\/www.cs.ucr.edu\/~dalton\/leon\/downloads\/leon-2.3.5.pdf"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2015"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16086-3_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T20:48:58Z","timestamp":1747774138000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16086-3_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319160856","9783319160863"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16086-3_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"11 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}