{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,20]],"date-time":"2026-09-20T19:21:33Z","timestamp":1789932093200,"version":"4.0.1"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319160856","type":"print"},{"value":"9783319160863","type":"electronic"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16086-3_3","type":"book-chapter","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T15:56:20Z","timestamp":1426002980000},"page":"31-42","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Exploiting Outer Loops Vectorization in High Level Synthesis"],"prefix":"10.1007","author":[{"given":"Marco","family":"Lattuada","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fabrizio","family":"Ferrandi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2015,3,11]]},"reference":[{"key":"3_CR1","unstructured":"Altera: Quartus II (2013). http:\/\/www.altera.com"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Choi, J., Brown, S., Anderson, J.: From software threads to parallel hardware in high-level synthesis for fpgas. In: FPT \u201913, pp. 270\u2013277, December 2013","DOI":"10.1109\/FPT.2013.6718365"},{"issue":"10, Part D","key":"3_CR3","doi-asserted-by":"publisher","first-page":"1171","DOI":"10.1016\/j.sysarc.2013.08.005","volume":"59","author":"A Cilardo","year":"2013","unstructured":"Cilardo, A., Gallo, L., Mazzocca, N.: Design space exploration for high-level synthesis of multi-threaded applications. Journal of Systems Architecture 59(10, Part D), 1171\u20131183 (2013)","journal-title":"Journal of Systems Architecture"},{"issue":"4","key":"3_CR4","first-page":"473","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z.: High-level synthesis for fpgas: From prototyping to deployment. IEEE TCAD 30(4), 473\u2013491 (2011)","journal-title":"IEEE TCAD"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Cong, J., Jiang, W.: Pattern-based behavior synthesis for fpga resource reduction. In: FPGA 2008, pp. 107\u2013116. ACM, New York (2008)","DOI":"10.1145\/1344671.1344688"},{"key":"3_CR6","unstructured":"Fingeroff, M.: High-Level Synthesis Blue Book. Xlibris Corporation (2010)"},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"Gupta, S., Savoiu, N., Kim, S., Dutt, N., Gupta, R., Nicolau, A.: Speculation techniques for high level synthesis of control intensive designs. In: DAC 2001, pp. 269\u2013272. ACM, New York (2001)","DOI":"10.1145\/378239.378481"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Hadjis, S., Canis, A., Anderson, J.H., Choi, J., Nam, K., Brown, S., Czajkowski, T.: Impact of fpga architecture on resource sharing in high-level synthesis. In: FPGA 2012, pp. 111\u2013114. ACM, New York (2012)","DOI":"10.1145\/2145694.2145712"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Kurra, S., Singh, N.K., Panda, P.R.: The impact of loop unrolling on controller delay in high level synthesis. In: DATE \u201907, pp. 391\u2013396 (2007)","DOI":"10.1109\/DATE.2007.364623"},{"issue":"1\u20132","key":"3_CR10","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1145\/144965.144998","volume":"23","author":"SA Mahlke","year":"1992","unstructured":"Mahlke, S.A., Lin, D.C., Chen, W.Y., Hank, R.E., Bringmann, R.A.: Effective compiler support for predicated execution using the hyperblock. SIGMICRO Newsl. 23(1\u20132), 45\u201354 (1992)","journal-title":"SIGMICRO Newsl."},{"issue":"3","key":"3_CR11","first-page":"339","volume":"32","author":"A Morvan","year":"2013","unstructured":"Morvan, A., Derrien, S., Quinton, P.: Polyhedral bubble insertion: A method to improve nested loop pipelining for high-level synthesis. IEEE TCAD 32(3), 339\u2013352 (2013)","journal-title":"IEEE TCAD"},{"key":"3_CR12","unstructured":"Naishlos, D.: Autovectorization in GCC. In: GCC Developers Summit, pp. 105\u2013118 (2004)"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Nuzman, D., Zaks, A.: Outer-loop vectorization: revisited for short simd architectures. In: PACT 2008, pp. 2\u201311. ACM, New York (2008). http:\/\/doi.acm.org\/10.1145\/1454115.1454119","DOI":"10.1145\/1454115.1454119"},{"key":"3_CR14","unstructured":"OpenMP: Application Program Interface, version 4.0, July 2013"},{"issue":"2","key":"3_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2514641.2514652","volume":"13","author":"A Papakonstantinou","year":"2013","unstructured":"Papakonstantinou, A., Gururaj, K., Stratton, J.A., Chen, D., Cong, J., Hwu, W.M.W.: Efficient compilation of cuda kernels for high-performance computing on fpgas. ACM TECS 13(2), 1\u201326 (2013)","journal-title":"ACM TECS"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"Pilato, C., Ferrandi, F.: Bambu: A modular framework for the high level synthesis of memory-intensive applications. In: FPL 2013, pp. 1\u20134, September 2013","DOI":"10.1109\/FPL.2013.6645550"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Raghunathan, V., Raghunathan, A., Srivastava, M., Ercegovac, M.: High-level synthesis with simd units. In: ASP-DAC 2002, pp. 407\u2013413 (2002)","DOI":"10.1109\/ASPDAC.2002.994955"},{"key":"3_CR18","unstructured":"Xilinx: Vivado Design Suite (2013). http:\/\/www.xilinx.com"},{"key":"3_CR19","doi-asserted-by":"crossref","unstructured":"Zuo, W., Liang, Y., Li, P., Rupnow, K., Chen, D., Cong, J.: Improving high level synthesis optimization opportunity through polyhedral transformations. In: FPGA 2013, pp. 9\u201318. ACM, New York (2013)","DOI":"10.1145\/2435264.2435271"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2015"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16086-3_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T20:49:00Z","timestamp":1747774140000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16086-3_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319160856","9783319160863"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16086-3_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"11 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}