{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T23:50:58Z","timestamp":1743119458788,"version":"3.40.3"},"publisher-location":"Cham","reference-count":27,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319160856"},{"type":"electronic","value":"9783319160863"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16086-3_4","type":"book-chapter","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T15:56:20Z","timestamp":1426002980000},"page":"43-54","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Processing-in-Memory: Exploring the Design Space"],"prefix":"10.1007","author":[{"given":"Marko","family":"Scrbak","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahzabeen","family":"Islam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishna M.","family":"Kavi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike","family":"Ignatowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nuwan","family":"Jayasena","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,11]]},"reference":[{"unstructured":"Kogge, P.M., Jay, B.B., Sterling, T., Guang, G.: Processing in memory: chips to petaflops. In: Workshop on Mixing Logic and DRAM: Chips that Compute and Remember at ISCA, vol. 97 (1997)","key":"4_CR1"},{"doi-asserted-by":"crossref","unstructured":"Zhang, D.P., Jayasena, N., Lyashevsky, A., et al.: A new perspective on processing-in-memory architecture design. In: Proceedings of the ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, p. 7. ACM (2013)","key":"4_CR2","DOI":"10.1145\/2492408.2492418"},{"unstructured":"Loh, G., Jayasena, N., Oskin, M., et al.: A processing in memory taxonomy and a case for studying fixed-function PIM. In: WoNDP: 1st Workshop on Near-Data Processing (2013)","key":"4_CR3"},{"issue":"1","key":"4_CR4","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1016\/j.sysarc.2005.02.004","volume":"52","author":"M Rezaei","year":"2006","unstructured":"Rezaei, M., Kavi, K.M.: Intelligent memory manager: Reducing cache pollution due to memory management functions. Journal of Systems Architecture 52(1), 41\u201355 (2006)","journal-title":"Journal of Systems Architecture"},{"doi-asserted-by":"crossref","unstructured":"Chang, D.W., Byun, G., Kim, H., et al.: Reevaluating the latency claims of 3D stacked memories. In: Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific, pp. 657\u2013662. IEEE (2013)","key":"4_CR5","DOI":"10.1109\/ASPDAC.2013.6509675"},{"unstructured":"Gara, A.: Energy efficiency challenges for exascale computing. In: ACM\/IEEE Conference on Supercomputing: Workshop on Power Efficiency and the Path to Exascale Computing (2008)","key":"4_CR6"},{"issue":"5","key":"4_CR7","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/MM.2011.89","volume":"31","author":"SW Keckler","year":"2011","unstructured":"Keckler, S.W., Dally, W.J., Khailany, B.: GPUs and the future of parallel computing. IEEE Micro 31(5), 7\u201317 (2011)","journal-title":"IEEE Micro"},{"key":"4_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"425","DOI":"10.1007\/978-3-319-14313-2_36","volume-title":"Euro-Par 2014: Parallel Processing Workshops","author":"M Islam","year":"2014","unstructured":"Islam, M., Scrbak, M., Kavi, K.M., Ignatowski, M., Jayasena, N.: Improving node-level MapReduce performance using processing-in-memory technologies. In: Lopes, L., et al. (eds.) Euro-Par 2014, Part II. LNCS, vol. 8806, pp. 425\u2013437. Springer, Heidelberg (2014)"},{"doi-asserted-by":"crossref","unstructured":"Black, B., Annavaram, M., Brekelbaum, N., DeVale, J., et al.: Die stacking (3D) microarchitecture. In: Micro, pp. 469\u2013479. IEEE (2006)","key":"4_CR9","DOI":"10.1109\/MICRO.2006.18"},{"unstructured":"Hybrid Memory Cube Consortium. http:\/\/hybridmemorycube.org\/","key":"4_CR10"},{"doi-asserted-by":"crossref","unstructured":"Draper, J., Chame, J., Hall, M., et al.: The architecture of the DIVA processing-in-memory chip. In: Proceedings of the Supercomputing, pp. 14\u201325. ACM (2002)","key":"4_CR11","DOI":"10.1145\/514191.514197"},{"unstructured":"JEDEC.http:\/\/www.jedec.org\/category\/technology-focus-area\/3d-ics-0","key":"4_CR12"},{"issue":"2","key":"4_CR13","first-page":"34","volume":"17","author":"D Patterson","year":"1997","unstructured":"Patterson, D., Anderson, T., Cardwell, N., et al.: A case for intelligent RAM. Micro 17(2), 34\u201344 (1997)","journal-title":"Micro"},{"doi-asserted-by":"crossref","unstructured":"Pugsley, S.H., Jestes, J., Zhang, H.: NDC: analyzing the impact of 3D-stacked memory+logic devices on mapreduce workloads. In: International Symposium on Performance Analysis of Systems and Software (2014)","key":"4_CR14","DOI":"10.1109\/ISPASS.2014.6844483"},{"doi-asserted-by":"crossref","unstructured":"Torrellas, J.: FlexRAM: toward an advanced intelligent memory system: a retrospective paper. In: Intlernational Conference on Computer Design, pp. 3\u20134. IEEE (2012)","key":"4_CR15","DOI":"10.1109\/ICCD.2012.6378607"},{"unstructured":"ARM. http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a5.php","key":"4_CR16"},{"unstructured":"Graham, S.: HMC overview. In: memcon Proceedings (2012)","key":"4_CR17"},{"doi-asserted-by":"crossref","unstructured":"Zhang, D., Jayasena, N., Lyashevsky, A., et al.: TOP-PIM: throughput-oriented programmable processing in memory. In: Proceedings of international symposium on High-performance parallel and distributed computing, pp. 85\u201398. ACM (2014)","key":"4_CR18","DOI":"10.1145\/2600212.2600213"},{"unstructured":"gem5 Simulator System. http:\/\/www.m5sim.org","key":"4_CR19"},{"doi-asserted-by":"crossref","unstructured":"Ferdman, M., Adileh, A., Kocberber, O., et al.: A case for specialized processors for scale-out workloads. In: Micro, pp. 31\u201342. IEEE (2014)","key":"4_CR20","DOI":"10.1109\/MM.2014.41"},{"unstructured":"Hybrid Memory Cube, Micron. http:\/\/www.micron.com\/products\/hybrid-memory-cube","key":"4_CR21"},{"unstructured":"Brockman, J.B., Kogge, P.M.: The Case for Processing-in-Memory. In: Reports in University of Notre Dame (1997)","key":"4_CR22"},{"doi-asserted-by":"crossref","unstructured":"Kogge, P.M.: EXECUBE-A new architecture for scaleable MPPs. In: International Conference on Parallel Processing, vol. 1, pp. 77\u201384. IEEE (1994)","key":"4_CR23","DOI":"10.1109\/ICPP.1994.108"},{"doi-asserted-by":"crossref","unstructured":"Mai, K., Paaske, T., Jayasena, N., et al.: Smart memories: a modular reconfigurable architecture, vol. 28, no. 2. ACM (2000)","key":"4_CR24","DOI":"10.1145\/342001.339673"},{"unstructured":"McPAT, HP Labs. http:\/\/www.hpl.hp.com\/research\/mcpat\/","key":"4_CR25"},{"unstructured":"Chen, K., Li, S., Muralimanohar, N., et al.: CACTI-3DD: architecture-level modeling for 3D die-stacked DRAM main memory. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 33\u201338. EDA Consortium (2012)","key":"4_CR26"},{"doi-asserted-by":"crossref","unstructured":"Spiliopoulos, V., Bagdia, A., Hansson, A., et al.: Introducing DVFS-management in a full-system simulator. In: Modeling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS), pp. 535\u2013545. IEEE (2013)","key":"4_CR27","DOI":"10.1109\/MASCOTS.2013.75"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2015"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16086-3_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,24]],"date-time":"2023-01-24T10:30:07Z","timestamp":1674556207000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16086-3_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319160856","9783319160863"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16086-3_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"11 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}