{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T04:29:38Z","timestamp":1747888178550,"version":"3.41.0"},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319162133"},{"type":"electronic","value":"9783319162140"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_1","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"3-14","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Reducing Storage Costs of Reconfiguration Contexts by Sharing Instruction Memory Cache Blocks"],"prefix":"10.1007","author":[{"given":"Thiago Baldissera","family":"Biazus","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateus Beck","family":"Rutzig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"key":"1_CR1","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.839324","volume":"33","author":"SC Goldstein","year":"2000","unstructured":"Goldstein, S.C., et al.: PipeRench: A Reconfigurable Architecture and Compiler. Computer 33, 70\u201377 (2000)","journal-title":"Computer"},{"key":"1_CR2","unstructured":"Wawrzynek, J.R.H.: Garp: a MIPS processor with a reconfigurable coprocessor. In: Proceedings of IEEE Symposium on FPGA-Based Custom Computing Machines. ACM, Washington (1997)"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Beck, A.C.S., et al.: Transparent reconfigurable acceleration for heterogeneous embedded applications. In: Proceedings of Design, Automation and Test in Europe, pp. 1208\u20131213. ACM, New York (2008)","DOI":"10.1109\/DATE.2008.4484843"},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"Rutzig, M.B., et al.: Balancing reconfigurable data path resources according to application requirements. In: IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2008, pp. 1\u20138, April 14\u201318, 2008","DOI":"10.1109\/IPDPS.2008.4536522"},{"key":"1_CR5","unstructured":"Lo, T.B., et al.: Decreasing the impact of the context memory on reconfigurable architectures. In: Proceedings of HiPEAC Workshop on Reconfigurable Computing, Pisa (2010)"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Hasenplaugh, W., et al.: The gradient-based cache partitioning algorithm. ACM Trans. Archit. Code Optim. 8(4), Article 44, January 2012","DOI":"10.1145\/2086696.2086723"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Patt, Y.N.: Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches. In: 39th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO-39, pp. 423\u2013432, December 2006","DOI":"10.1109\/MICRO.2006.49"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Albonesi, D.H.: Selective cache ways: on-demand cache resource allocation. In: Proceedings of the 32nd Annual International Symposium on Microarchitecture, MICRO-32, pp. 248\u2013259 (1999)","DOI":"10.1109\/MICRO.1999.809463"},{"issue":"1","key":"1_CR9","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1023\/B:SUPE.0000014800.27383.8f","volume":"28","author":"GE Suh","year":"2004","unstructured":"Suh, G.E., Rudolph, L., Devadas, S.: Dynamic Partitioning of Shared Cache Memory. J. Supercomput. 28(1), 7\u201326 (2004)","journal-title":"J. Supercomput."},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Wilton, S.J.E., et al.: CACTI: an enhanced cache access and cycle time model. IEEE Journal of Solid-State Circuits, 677-688, May 1996","DOI":"10.1109\/4.509850"},{"key":"1_CR11","unstructured":"Clark, N., Tang, W., Mahlke, S.: Automatically generating Custom instruction set extensions. In: Workshop of Application-Specific Processors (2002)"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T19:25:43Z","timestamp":1747855543000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}