{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T04:28:27Z","timestamp":1747888107044,"version":"3.41.0"},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319162133"},{"type":"electronic","value":"9783319162140"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_14","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"167-178","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Architecture Virtualization for Run-Time Hardware Multithreading on Field Programmable Gate Arrays"],"prefix":"10.1007","author":[{"given":"Michael","family":"Metzner","sequence":"first","affiliation":[]},{"given":"Jesus A.","family":"Lizarraga","sequence":"additional","affiliation":[]},{"given":"Christophe","family":"Bobda","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"issue":"1","key":"14_CR1","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini, L., Micheli, G.D.: Networks on chips: A new soc paradigm. IEEE Computer 35(1), 70\u201378 (2002)","journal-title":"IEEE Computer"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Bjerregaard, T., Mahadevan, S.: A survey of research and practices of network-on-chip. ACM Comput. Surv. 38(1), June 2006","DOI":"10.1145\/1132952.1132953"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Brant, A., Lemieux, G.G.: Zuma: An open fpga overlay architecture. In: Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 93\u201396 (2012)","DOI":"10.1109\/FCCM.2012.25"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Christian Plessl, G., Platzner, M.: Hardware virtualization on dynamically reconfigurable processors. In: Khalgui, M., Hanisch, H.-M. (eds:) Reconfigurable Embedded Control Systems: Applications for Flexibility and Agility. IGI Global (2011)","DOI":"10.4018\/978-1-60960-086-0.ch004"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Dall\u2019Osso, M., Biccari, G., Giovannini, L., Bertozzi, D., Benini, L.: xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor socs. In: Proceedings of the 21st International Conference on Computer Design, ICCD 2003, p. 536. IEEE Computer Society, Washington, DC (2003)","DOI":"10.1109\/ICCD.2003.1240952"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of the Design Automation Conference, Las Vegas, NV, pp. 684\u2013689, June 2001","DOI":"10.1145\/378239.379048"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Esmaeilzadeh, H., Blem, E., St. Amant, R., Sankaralingam, K., Burger, D.: Dark silicon and the end of multicore scaling. SIGARCH Comput. Archit. News, 39(3), 365\u2013376 (2011)","DOI":"10.1145\/2024723.2000108"},{"issue":"5","key":"14_CR8","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1109\/MDT.2005.99","volume":"22","author":"K Goossens","year":"2005","unstructured":"Goossens, K., Dielissen, J., Radulescu, A.: Aethereal network on chip: Concepts, architectures, and implementations. IEEE Des. Test 22(5), 414\u2013421 (2005)","journal-title":"IEEE Des. Test"},{"key":"14_CR9","unstructured":"A. Inc., Arteris FlexNoC Interconnect IP. Arteris, Inc. Sunnyvale, CA, USA"},{"key":"14_CR10","unstructured":"Michael, M.C.: Challenges in high speed reconfigurable computing (June 2009)"},{"key":"14_CR11","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1109\/FPGA.1996.564808","volume-title":"IEEE Symposium on FPGAs for Custom Computing Machines","author":"E Mirsky","year":"1996","unstructured":"Mirsky, E., DeHon, A.: MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources. In: Pocek, K.L., Arnold, J. (eds.) IEEE Symposium on FPGAs for Custom Computing Machines, pp. 157\u2013166. IEEE Computer Society Press, Los Alamitos (1996)"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Penolazzi, S., Jantsch, A.: A high level power model for the nostrum noc. In: Proceedings of the 9th EUROMICRO Conference on Digital System Design. DSD 2006, pp. 673\u2013676. IEEE Computer Society, Washington, DC (2006)","DOI":"10.1109\/DSD.2006.9"},{"key":"14_CR13","unstructured":"Probell, J.: Routing Congestion: The Growing Cost of Wires in Systems-on-Chip. Arteris, Inc., Sunnyvale, CA, USA"},{"key":"14_CR14","unstructured":"O. F. B. Review. In"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Toi, T., Awashima, T., Motomura, M., Amano, H.: Time and space-multiplexed compilation challenges for dynamically reconfigurable processors. In: Midwest Symposium on Circuits and Systems, pp. 1\u20134 (2011)","DOI":"10.1109\/MWSCAS.2011.6026300"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T19:24:54Z","timestamp":1747855494000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}