{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:02:08Z","timestamp":1743062528580,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319162133"},{"type":"electronic","value":"9783319162140"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_15","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"179-190","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Centralized and Software-Based Run-Time Traffic Management Inside Configurable Regions of Interest in Mesh-Based Networks-on-Chip"],"prefix":"10.1007","author":[{"given":"Philipp","family":"Gorski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Wegner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Timmermann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"issue":"1","key":"15_CR1","first-page":"1","volume":"3","author":"A Agarwal","year":"2009","unstructured":"Agarwal, A., Iskander, C., Shankar, R.: Survey of Network on Chip (NoC) Architectures and Contributions. J. Eng. Comp. Arch. 3(1), 1\u201315 (2009)","journal-title":"J. Eng. Comp. Arch."},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Manevich, R. et al.: A Cost Effective Centralized Adaptive Routing for Networks-on-Chip. In: 14th Euromicro Conf. Digit. Syst. Des. 9(2), pp. 39\u201346, August 2011","DOI":"10.1109\/DSD.2011.10"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"Zarkesh-Ha, P. et al.: Hybrid Network on Chip (HNoC): Local Buses with a Global Mesh Architecture. In: 12th SLIP, pp. 9\u201314 (2010)","DOI":"10.1145\/1811100.1811104"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Volos, S. et al.: CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers. In: 6th Internat. Symposium on NoCs, pp. 67\u201374 (2012)","DOI":"10.1109\/NOCS.2012.15"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Zonouz, A. E. et al.: A Fault Tolerant NoC Architecture for Reliability Improvement and Latency Reduction. In: 12th DSD, Methods and Tools, pp. 473\u2013480 (2009)","DOI":"10.1109\/DSD.2009.170"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Camacho, J. et al.: Towards an Efficient NoC Topology through Multiple Injection Ports. In: 14th Euromicro Conference on Digital System Design, pp. 165\u2013172 (2011)","DOI":"10.1109\/DSD.2011.25"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"Camacho, J. et al.: A power-efficient network on-chip topology. in: 5th Internat. Workshop on Interconnection Network Arch. on-Chip, Multi-Chip, pp. 23\u201326 (2011)","DOI":"10.1145\/1930037.1930044"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"Chen, L., Hwang, K., Pinkston, T.: RAIR: Interference Reduction in Regionalized Networks on Chip. In: 27th IPDPS, pp. 1\u201312 (2013)","DOI":"10.1109\/IPDPS.2013.75"},{"issue":"7","key":"15_CR9","doi-asserted-by":"publisher","first-page":"729","DOI":"10.1109\/71.877831","volume":"11","author":"G Chiu","year":"2000","unstructured":"Chiu, G.: The odd-even turn model for adaptive routing. IEEE Trans. Parallel Distrib. Syst. 11(7), 729\u2013738 (2000)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"2","key":"15_CR10","doi-asserted-by":"publisher","first-page":"278","DOI":"10.1145\/146628.140384","volume":"20","author":"CJ Glass","year":"1992","unstructured":"Glass, C.J., Ni, L.M.: The turn model for adaptive routing. ACM SIGARCH Comput. Archit. News 20(2), 278\u2013287 (1992)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Ebrahimi, M. et al.: LEAR - A Low-Weight and Highly Adaptive Routing Method for Distributing Congestions in On-chip Networks. In: 20th Euromicro Intl. Conference on Parallel, Distributed and Network-Based Processing, pp. 520\u2013524 (2012)","DOI":"10.1109\/PDP.2012.52"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Ali, A., Rafique, N., Thottethodi, M.: Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks. In: 32nd ISCA, pp. 432\u2013443 (2005)","DOI":"10.1145\/1080695.1070006"},{"key":"15_CR13","doi-asserted-by":"crossref","unstructured":"Gorski, P., Timmermann, D.: Centralized traffic monitoring for online-resizable clusters in Networks-on-Chip. In: 8th ReCoSoC, pp. 1\u20138 (2013)","DOI":"10.1109\/ReCoSoC.2013.6581523"},{"key":"15_CR14","unstructured":"Gorski, P. et. al.: RedNoCs: A Runtime Configurable Solution for Cluster-based and Multi-objective System Management in Networks-on-Chip. In: 8th internat. Conference on Systems, pp. 192\u2013201 (2013)"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"Mishra, A. K., Mutlu, O., Das, C. R.: A heterogeneous multiple network-on-chip design: an application-aware approach. In: 50th DAC, pp. 1\u201310 (2013)","DOI":"10.1145\/2463209.2488779"},{"key":"15_CR16","first-page":"25","volume":"2013","author":"M Gag","year":"2013","unstructured":"Gag, M., Wegner, T., Gorski, P.: System level modeling of Networks-on-Chip for power estimation and design space exploration. MBMV 2013, 25\u201334 (2013)","journal-title":"MBMV"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"Manevich, R., Cidon, I., Kolodny, A.: Handling global traffic in future CMP NoCs\u201d, Internat. Workshop on System Level Interconnect Prediction, pp. 40\u201348 (2012)","DOI":"10.1145\/2347655.2347671"},{"key":"15_CR18","first-page":"1","volume-title":"Sniper: Exploring the Level of Abstraction for Scalable and Accurate Parallel Multi-Core Simulation","author":"TE Carlson","year":"2011","unstructured":"Carlson, T.E., Heirman, W., Eeckhout, L.: Sniper: Exploring the Level of Abstraction for Scalable and Accurate Parallel Multi-Core Simulation, pp. 1\u201312. Internat. Conf. for High Performance Computing, Networking, Storage and Analysis (2011)"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,20]],"date-time":"2023-02-20T23:52:51Z","timestamp":1676937171000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}