{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T04:28:33Z","timestamp":1747888113858,"version":"3.41.0"},"publisher-location":"Cham","reference-count":42,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319162133"},{"type":"electronic","value":"9783319162140"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_16","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"191-202","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Survey on Real-Time Network-on-Chip Architectures"],"prefix":"10.1007","author":[{"given":"Salma","family":"Hesham","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens","family":"Rettkowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"G\u00f6hringer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed A.","family":"Abd El Ghany","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"unstructured":"Intel\u00ae Many Integrated Core Architecture - Advanced. http:\/\/www.intel.com","key":"16_CR1"},{"doi-asserted-by":"crossref","unstructured":"Borkar, S.: Thousand core chips: A technology perspective. In: (DAC) (2007)","key":"16_CR2","DOI":"10.1145\/1278480.1278667"},{"doi-asserted-by":"crossref","unstructured":"Dally, W., Towles, B.: Route packets not wires: On-chip interconnection networks. In: 38th Design Automation Conference (DAC), pp. 684\u2013689 (2001)","key":"16_CR3","DOI":"10.1145\/378239.379048"},{"doi-asserted-by":"crossref","unstructured":"Abd, E.l., Ghany, M., El-Moursy, M., Ismail, M.: High throughput architecture for high performance NoC. In: Data Storage. Florin Balasa (2010)","key":"16_CR4","DOI":"10.5772\/8866"},{"doi-asserted-by":"crossref","unstructured":"Bjerregaard, T., Mahadevan, S.: A survey of research and practices of Network-on-chip. ACM Comput. Surv. 38(1) (2006)","key":"16_CR5","DOI":"10.1145\/1132952.1132953"},{"doi-asserted-by":"crossref","unstructured":"Ogras, U., Marculescu, R.: Literature survey. In: Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures 184. Springer Netherlands, pp. 9\u201332 (2013)","key":"16_CR6","DOI":"10.1007\/978-94-007-3958-1_2"},{"issue":"8","key":"16_CR7","doi-asserted-by":"publisher","first-page":"333","DOI":"10.1016\/j.compeleceng.2014.07.012","volume":"40","author":"A Abbas","year":"2014","unstructured":"Abbas, A., et al.: A survey on energy-efficient methodologies and architectures of network-on-chip. Computers & Electrical Engineering 40(8), 333\u2013347 (2014)","journal-title":"Computers & Electrical Engineering"},{"doi-asserted-by":"crossref","unstructured":"Sparsoe, J.: Design of networks-on-chip for real-time multi-processor systems-on-chip. In: 12th (ACSD), pp. 1\u20135 (2012)","key":"16_CR8","DOI":"10.1109\/ACSD.2012.27"},{"issue":"1","key":"16_CR9","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/TCAD.2008.2010691","volume":"28","author":"R Marculescu","year":"2009","unstructured":"Marculescu, R., Ogras, U.Y., Peh, L.-S., Jerger, N.E., Hoskote, Y.: Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives. IEEE Transactions on CAD 28(1), 3\u201321 (2009)","journal-title":"IEEE Transactions on CAD"},{"doi-asserted-by":"crossref","unstructured":"Li, Z., Li, S., Hua, X., Wu, H., Ren, S.: Maintaining real-time application timing similarity for defect-tolerant NoC-based many-core systems. In: ACM Transactions (2013)","key":"16_CR10","DOI":"10.1145\/2544375.2544384"},{"doi-asserted-by":"crossref","unstructured":"Zhan, J., Stoimenov, N., Ouyang, J., Thiele, L., Narayanan, V., Xie, Y.: Designing energy-efficient NoC for real-time embedded systems through slack optimization. In: DAC (2013)","key":"16_CR11","DOI":"10.1145\/2463209.2488780"},{"issue":"4","key":"16_CR12","doi-asserted-by":"publisher","first-page":"35.1","DOI":"10.1145\/1978802.1978814","volume":"43","author":"R Davis","year":"2011","unstructured":"Davis, R., Burns, A.: A survey of hard real-time scheduling for multiprocessor systems. ACM Computing Surveys 43(4), 35.1\u201335.44 (2011)","journal-title":"ACM Computing Surveys"},{"key":"16_CR13","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1007\/0-306-48727-6_4","volume-title":"Networks on Chip","author":"K Goossens","year":"2003","unstructured":"Goossens, K., Dielissen, J., Meerbergen, J., Poplavko, P., R\u0103dulescu, A., Rijpkema, E., Waterlander, E., Wielage, P.: Guaranteeing the Quality of Services in Networks on Chip. In: Jantsch, A., Tenhunen, H. (eds.) Networks on Chip, pp. 61\u201382. Springer, US (2003)"},{"doi-asserted-by":"crossref","unstructured":"Mello, A., Tedesco, L., Calazans, N., Moraes, F.: Evaluation of current QoS mechanisms in networks on chip. In: IEEE Int. Symp. on System-on-Chip, pp. 1\u20134 (2006)","key":"16_CR14","DOI":"10.1109\/ISSOC.2006.321981"},{"issue":"2","key":"16_CR15","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/MCAS.2004.1330747","volume":"4","author":"D Bertozzi","year":"2004","unstructured":"Bertozzi, D., Benini, L.: Xpipes: a network-on-chip architecture for gigascale systems-on-chip. IEEE Circuits and Systems Magazine 4(2), 18\u201331 (2004)","journal-title":"IEEE Circuits and Systems Magazine"},{"unstructured":"Wiklund, D., Liu, D.: SoCBUS: Switched network on chip for hard real time embedded systems. In: Proceedings of IPDPS, pp. 22\u201326 (2003)","key":"16_CR16"},{"doi-asserted-by":"crossref","unstructured":"Wolkotte, P., Smit, G., Rauwerda, G., Smit, L.: An energy-efficient reconfigurable circuit-switched network-on-chip. In: 19th IEEE IPDPS, p. 155a (2005)","key":"16_CR17","DOI":"10.1109\/IPDPS.2005.95"},{"issue":"2","key":"16_CR18","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1109\/TVLSI.2010.2096520","volume":"20","author":"P-H Pham","year":"2012","unstructured":"Pham, P.-H., Park, J., Mau, P., Kim, C.: Design and implementation of backtracking wave-pipeline switch to support guaranteed throughput in network-on-chip. IEEE Trans. on VLSI Systems 20(2), 270\u2013283 (2012)","journal-title":"IEEE Trans. on VLSI Systems"},{"doi-asserted-by":"crossref","unstructured":"Millberg, M., Nilsson, E., Thid, R., Jantsch, A.: Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip. In: DATE 2, pp. 890\u2013895 (2004)","key":"16_CR19","DOI":"10.1109\/DATE.2004.1269001"},{"issue":"5","key":"16_CR20","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1109\/MDT.2005.99","volume":"22","author":"K Goossens","year":"2005","unstructured":"Goossens, K., Dielissen, J., Radulescu, A.: The \u00c6thereal network on chip: Concepts, architectures, and implementations. IEEE D&T of Computers 22(5), 414\u2013421 (2005)","journal-title":"IEEE D&T of Computers"},{"doi-asserted-by":"crossref","unstructured":"Goossens, K., Hansson, A.: The aethereal network on chip after ten years: Goals, evolution, lessons, and future. In: 47th DAC, pp. 306\u2013311 (2010)","key":"16_CR21","DOI":"10.1145\/1837274.1837353"},{"doi-asserted-by":"crossref","unstructured":"Kasapaki, E., Spars, J.: Argo: A time-elastic time-division-multiplexed noc using asynchronous routers. In: 20th IEEE Int. ASYNC, pp. 45\u201352 (2014)","key":"16_CR22","DOI":"10.1109\/ASYNC.2014.14"},{"issue":"3","key":"16_CR23","doi-asserted-by":"publisher","first-page":"583","DOI":"10.1109\/TC.2012.117","volume":"63","author":"R Stefan","year":"2014","unstructured":"Stefan, R., Molnos, A., Goossens, K.: dAElite: A TDM NoC Supporting QoS, Multicast, and Fast Connection Set-Up. IEEE Transactions on Computers 63(3), 583\u2013594 (2014)","journal-title":"IEEE Transactions on Computers"},{"doi-asserted-by":"crossref","unstructured":"Hansson, A., Subbaraman, M., Goossens, K.: Aelite: A flit-synchronous network on chip with composable and predictable services. In: DATE 2009, pp. 250\u2013255 (2009)","key":"16_CR24","DOI":"10.1109\/DATE.2009.5090666"},{"doi-asserted-by":"crossref","unstructured":"Harmanci, M., Escudero, N., Leblebici, Y., Ienne, P.: Quantitative modelling and comparison of communication schemes to guarantee quality-of-service in networks-on-chip. In: ISCAS, pp. 1782\u20131785 (2005)","key":"16_CR25","DOI":"10.1109\/ISCAS.2005.1464954"},{"issue":"2\u20133","key":"16_CR26","first-page":"105","volume":"50","author":"E Bolotin","year":"2004","unstructured":"Bolotin, E., Cidon, I., Ginosar, R., Kolodny, A.: QNoC: QoS architecture and design process for network on chip. JSA 50(2\u20133), 105\u2013128 (2004)","journal-title":"JSA"},{"doi-asserted-by":"crossref","unstructured":"Lo, S.-H., Lan, Y.-C., Yeh, H.-H., Tsai, W.-C., Hu, Y.-H., Chen, S.-J.: QoS aware BiNoC architecture. In: 24th IEEE IPDPS, pp. 1\u201310 (2010)","key":"16_CR27","DOI":"10.1109\/IPDPS.2010.5470359"},{"doi-asserted-by":"crossref","unstructured":"Corr\u00eaa, E., Silva, L., Wagner, F., Carro, L.: Fitting the router characteristics in NoCs to meet QoS requirements. In: 20th SBCCI, pp. 105\u2013110 (2007)","key":"16_CR28","DOI":"10.1145\/1284480.1284514"},{"doi-asserted-by":"crossref","unstructured":"Lu, C.-H., Chiang, K.-C., Hsiun, P.-A.: Round-based priority arbitration for predictable and reconfigurable network-on-chip. In: 8th IEEE Int. Conf. on FPT, pp. 403\u2013406 (2009)","key":"16_CR29","DOI":"10.1109\/FPT.2009.5377690"},{"doi-asserted-by":"crossref","unstructured":"Diemer, J., Ernst, R., Kauschke, M.: Efficient throughput-guarantees for latency-sensitive networks-on-chip. In: 15th ASP-DAC, pp. 529\u2013534 (2010)","key":"16_CR30","DOI":"10.1109\/ASPDAC.2010.5419828"},{"doi-asserted-by":"crossref","unstructured":"Cheshmi, K., Trajkovic, J., Soltaniyeh, M., Mohammadi, S.: Quota setting router architecture for quality of service in GALS NoC. In: 23rd Int. Symp. on RSP, pp. 44\u201350 (2013)","key":"16_CR31","DOI":"10.1109\/RSP.2013.6683957"},{"doi-asserted-by":"crossref","unstructured":"Bjerregaard, T., Sparso, J.: A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. In: DATE 2, pp. 1226\u20131231 (2005)","key":"16_CR32","DOI":"10.1109\/DATE.2005.36"},{"doi-asserted-by":"crossref","unstructured":"Lusala, A.K., Legat, J.: A hybrid NoC combining SDM-TDM based circuit-switching with packet-switching for real-time applications. In: IEEE 10th NEWCAS, pp. 17\u201320 (2012)","key":"16_CR33","DOI":"10.1155\/2012\/474765"},{"issue":"1","key":"16_CR34","first-page":"51:1","volume":"12","author":"D Goehringer","year":"2013","unstructured":"Goehringer, D., Lukas, M., Oey, O., Becker, J.: Reliable and adaptive network-on-chip architectures for cyber physical systems. ACM TECS 12(1), 51:1\u201351:21 (2013)","journal-title":"ACM TECS"},{"unstructured":"Yue, K., Lockom, F., Li, Z., Ghalim, S., Ren, S., Zhang, L., Li, X.: Hungarian algorithm based virtualization to maintain application timing similarity for defect-tolerant NoC. In: ASP-DAC (2012)","key":"16_CR35"},{"doi-asserted-by":"crossref","unstructured":"Rambo, E.A., Tschiene, A., Diemer, J., Ahrendts, L., Ernst, R.: Failure analysis of a network-on-chip for real-time mixed-critical systems. In: DATE (2014)","key":"16_CR36","DOI":"10.7873\/DATE2014.288"},{"doi-asserted-by":"crossref","unstructured":"Prodromou, A., Panteli, A., Nicopoulos, C., Sazeides, Y.: NoCAlert: An on-line and real-time fault detection mechanism for network-on-chip architectures. In: MICRO (2012)","key":"16_CR37","DOI":"10.1109\/MICRO.2012.15"},{"doi-asserted-by":"crossref","unstructured":"Amin, M., Tagel, M., Jervan, G., Hollstein, T.: Design methodology for fault-tolerant heterogeneous MPSoC under real-time constraints. In: ReCoSoC (2012)","key":"16_CR38","DOI":"10.1109\/ReCoSoC.2012.6322901"},{"unstructured":"Al Faruque, M.A., Ebi, T., Henkel, J.: Run-time adaptive on-chip communication scheme. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) (2007)","key":"16_CR39"},{"doi-asserted-by":"crossref","unstructured":"Pionteck, T., Osterloh, C.: Prioritizing semi-static data streams in network-on-chips for runtime reconfigurable systems. In: HPCS (2013)","key":"16_CR40","DOI":"10.1109\/HPCSim.2013.6641419"},{"doi-asserted-by":"crossref","unstructured":"Heisswolf, J., Singh, M., Kupper, M.; Konig, R., Becker, J.:Rerouting: Scalable NoC self-optimization by distributed hardware-based connection reallocation. In: ReConFig(2013)","key":"16_CR41","DOI":"10.1109\/ReConFig.2013.6732328"},{"doi-asserted-by":"crossref","unstructured":"Goehringer, D., Oey, O., Huebner, M., Becker, J.: Heterogeneous and runtime parameterizable star-wheels network-on-chip. In: SAMOS (2011)","key":"16_CR42","DOI":"10.1109\/SAMOS.2011.6045488"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T19:25:22Z","timestamp":1747855522000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":42,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}