{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T04:28:40Z","timestamp":1747888120671,"version":"3.41.0"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319162133"},{"type":"electronic","value":"9783319162140"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_18","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"217-228","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Hardware Benchmarking of Cryptographic Algorithms Using High-Level Synthesis Tools: The SHA-3 Contest Case Study"],"prefix":"10.1007","author":[{"given":"Ekawat","family":"Homsirikamol","sequence":"first","affiliation":[]},{"given":"Kris","family":"Gaj","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"key":"18_CR1","unstructured":"National Institute of Standards and Technology. Report on the Development of the Advanced Encryption Standard (AES), October 2000. http:\/\/csrc.nist.gov\/archive\/aes\/round2\/r2report.pdf"},{"key":"18_CR2","unstructured":"National Institute of Standards and Technology, FIPS PUB 197: Advanced Encryption Standard (AES), November 2001. http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Gaj, K., Kaps, J., Amirineni, V., Rogawski, M., Homsirikamol, E., Brewster, B.: ATHENa - automated tool for hardware evaluatioN: toward fair and comprehensive benchmarking of cryptographic hardware using FPGAs. In: 2010 International Conference on Field Programmable Logic and Applications (FPL), pp. 414\u2013421, August 2010","DOI":"10.1109\/FPL.2010.86"},{"issue":"4","key":"18_CR4","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/MDT.2009.83","volume":"26","author":"G Martin","year":"2009","unstructured":"Martin, G., Smith, G.: High-Level Synthesis: Past, Present, and Future. IEEE Design & Test of Computers 26(4), 18\u201325 (2009)","journal-title":"IEEE Design & Test of Computers"},{"key":"18_CR5","unstructured":"Maxfield, C.: First public access release to Xilinx Vivado design suite, July 2012. http:\/\/www.eetimes.com\/document.asp?docid=1317376"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Rupnow, K., Liang, Y., Li, Y., Chen, D.: A study of high-level synthesis: Promises and challenges. In: 2011 IEEE 9th International Conference on ASIC (ASICON), pp. 1102\u20131105, October 2011","DOI":"10.1109\/ASICON.2011.6157401"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Liang, Y., Rupnow, K., Li, Y., Min, D., Do, M.N., Chen, D.: High-level Synthesis: Productivity, Performance, and Software Constraints. Journal of Electrical and Computer Engineering 2012, Article ID 649057, 14 (2012)","DOI":"10.1155\/2012\/649057"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Davis, J., Buell, D., Devarkal, S., Quan, G.: High-level synthesis for large bit-width multipliers on FPGAs: a case study. In: Third IEEE\/ACM\/IFIP International Conference on Hardware, Software Codesign and System Synthesis: CODES+ISSS 2005, pp. 213\u2013218, September 2005","DOI":"10.1145\/1084834.1084890"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"El-Araby, E., Taher, M., Abouellail, M., El-Ghazawi, T., Newby, G.: Comparative analysis of high level programming for reconfigurable computers: methodology and empirical study. In: 2007 3rd Southern Conference on Programmable Logic, SPL 2007, pp. 99\u2013106, February 2007","DOI":"10.1109\/SPL.2007.371731"},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Gruian, F., Westmijze, M.: VHDL vs. Bluespec System Verilog: A case study on a java embedded architecture. In: Proceedings of the 2008 ACM Symposium on Applied Computing, SAC 2008, pp. 1492\u20131497 (2008)","DOI":"10.1145\/1363686.1364037"},{"key":"18_CR11","unstructured":"Berkeley Design Technology, Inc., High-Level Synthesis Tools for Xilinx FPGAs (2010), http:\/\/www.bdti.com\/MyBDTI\/pubs\/Xilinxhlstcp.pdf"},{"issue":"4","key":"18_CR12","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z.: High-Level Synthesis for FPGAs: From Prototyping to Deployment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30(4), 473\u2013491 (2011)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"18_CR13","doi-asserted-by":"crossref","unstructured":"Homsirikamol, E., Gaj, K.: Can high-level synthesis compete against a hand-written code in the cryptographic domain? A case study. In: 2014 International Conference on Reconfigurable Computing and FPGAs (ReConFig), December 2014","DOI":"10.1109\/ReConFig.2014.7032504"},{"key":"18_CR14","unstructured":"Gaj, K., Homsirikamol, E., Rogawski, M., Shahid, R., Sharif, M.U.: Comprehensive Evaluation of High-Speed and Medium-Speed Implementations of Five SHA-3 Finalists Using Xilinx and Altera FPGAs, Cryptology ePrint Archive, Report 2012\/368 (2012)"},{"key":"18_CR15","unstructured":"Guo, X., Huang, S., Nazhandali, L., Schaumont, P.: Fair and comprehensive performance evaluation of 14 second round SHA-3 ASIC implementations. In: The Second SHA-3 Candidate Conference, August 2010"},{"key":"18_CR16","unstructured":"G\u00fcrkaynak, F., Gaj, K., Muheim, B., Homsirikamol, E., Keller, C., Rogawski, M., Kaeslin, H., Kap, J.-P.: Lessons learned from designing a 65nm ASIC for evaluating third round SHA-3 candidates. In: The Third SHA-3 Candidate Conference, March 22-23 (2012)"},{"key":"18_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1007\/978-3-642-15031-9_18","volume-title":"Cryptographic Hardware and Embedded Systems, CHES 2010","author":"K Gaj","year":"2010","unstructured":"Gaj, K., Homsirikamol, E., Rogawski, M.: Fair and comprehensive methodology for comparing hardware performance of fourteen round two SHA-3 candidates using FPGAs. In: Mangard, S., Standaert, F.-X. (eds.) CHES 2010. LNCS, vol. 6225, pp. 264\u2013278. Springer, Heidelberg (2010). http:\/\/dx.doi.org\/10.1007\/978-3-642-15031-9_18"},{"key":"18_CR18","unstructured":"CCERG. GMU Source Codes. https:\/\/cryptography.gmu.edu\/athena\/index.php?id=sourcecodes"},{"key":"18_CR19","unstructured":"National Institute of Standards and Technology. Third (Final) Round Candidates, March 2014. http:\/\/csrc.nist.gov\/groups\/ST\/hash\/sha-3\/Round3\/submissionsrnd3.html"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T19:25:51Z","timestamp":1747855551000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}