{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T21:48:37Z","timestamp":1743025717685,"version":"3.40.3"},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319162133"},{"type":"electronic","value":"9783319162140"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_2","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"15-26","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["A Vector Caching Scheme for Streaming FPGA SpMV Accelerators"],"prefix":"10.1007","author":[{"given":"Yaman","family":"Umuroglu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Magnus","family":"Jahre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Taylor, M.B.: Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse. In: Proc. of the Design Automation Conference (2012)","DOI":"10.1145\/2228360.2228567"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Williams, S., Oliker, L., Vuduc, R., Shalf, J., Yelick, K., Demmel, J.: Optimization of sparse matrix-vector multiplication on emerging multicore platforms. Parallel Computing 35(3) (2009)","DOI":"10.1016\/j.parco.2008.12.006"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Davis, T.A., Hu, Y.: The University of Florida Sparse Matrix Collection. ACM Trans. Math. Softw. 38(1) (2011)","DOI":"10.1145\/2049662.2049663"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Gregg, D., Mc Sweeney, C., McElroy, C., Connor, F., McGettrick, S., Moloney, D., Geraghty, D.: FPGA based sparse matrix vector multiplication using commodity DRAM memory. In: Int. Conf. on Field Prog. Logic and Applications (2007)","DOI":"10.1109\/FPL.2007.4380769"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Fowers, J., Ovtcharov, K., Strauss, K., Chung, E.S., Stitt, G.: A high memory bandwidth fpga accelerator for sparse matrix-vector multiplication. In: IEEE Int. Symp. on Field-Programmable Custom Computing Machines (2014)","DOI":"10.1109\/FCCM.2014.23"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Dorrance, R., Ren, F., Markovi\u0107, D.: A scalable sparse matrix-vector multiplication kernel for energy-efficient sparse-BLAS on FPGAs. In: Proc. of the ACM\/SIGDA Int. Symp. on FPGAs (2014)","DOI":"10.1145\/2554688.2554785"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Umuroglu, Y., Jahre, M.: An energy efficient column-major backend for FPGA SpMV accelerators. In: IEEE Int. Conf. on Computer Design (2014)","DOI":"10.1109\/ICCD.2014.6974716"},{"key":"2_CR8","unstructured":"Temam, O., Jalby, W.: Characterizing the behavior of sparse algorithms on caches. In: Proc. of the ACM\/IEEE Conf. on Supercomputing (1992)"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Toledo, S.: Improving the memory-system performance of sparse-matrix vector multiplication. IBM Journal of Res. and Dev. 41(6) (1997)","DOI":"10.1147\/rd.416.0711"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Jouppi, N.P.: Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In: Proc. of the Int. Symp. on Computer Architecture (1990)","DOI":"10.1145\/325164.325162"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Bachrach, J., Vo, H., Richards, B., Lee, Y., Waterman, A., Avi\u017eienis, R., Wawrzynek, J., Asanovi\u0107, K.: Chisel: constructing hardware in a scala embedded language. In: Proc. of the Design Automation Conference (2012)","DOI":"10.1145\/2228360.2228584"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,20]],"date-time":"2023-02-20T23:53:55Z","timestamp":1676937235000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}