{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T18:21:07Z","timestamp":1725819667255},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319162133"},{"type":"electronic","value":"9783319162140"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_24","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T18:56:39Z","timestamp":1427741799000},"page":"293-300","source":"Crossref","is-referenced-by-count":2,"title":["A Timing Driven Cycle-Accurate Simulation for Coarse-Grained Reconfigurable Architectures"],"prefix":"10.1007","author":[{"given":"Anupam","family":"Chattopadhyay","sequence":"first","affiliation":[]},{"given":"Xiaolin","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Chattopadhyay, A., Meyr, H., Leupers, R.: LISA: A Uniform ADL for Embedded Processor Modelling, Implementation and Software Toolsuite Generation, chapter 5, pp. 95\u2013130. Morgan Kaufmann (June 2008)","key":"24_CR1","DOI":"10.1016\/B978-012374287-2.50008-2"},{"doi-asserted-by":"crossref","unstructured":"Fell, A., R\u00e1kossy, Z., Chattopadhyay, A.: Force-directed scheduling for data flow graph mapping on coarse-grained reconfigurable architectures. In: Proc. of the Intl. Conf. on ReConFigurable Computing and FPGAs (ReConFig). IEEE (December 2014)","key":"24_CR2","DOI":"10.1109\/ReConFig.2014.7032519"},{"doi-asserted-by":"crossref","unstructured":"Chattopadhyay, A.: Ingredients of adaptability: A survey of reconfigurable processors. VLSI Des., 10:10\u201310:10 (January 2013)","key":"24_CR3","DOI":"10.1155\/2013\/683615"},{"doi-asserted-by":"crossref","unstructured":"Chattopadhyay, A., Chen, X., Ishebabi, H., Leupers, R., Ascheid, G., Meyr, H.: High-level modelling and exploration of coarse-grained re-configurable architectures. In: Proc. of the Conf. on Design, Automation & Test in Europe (DATE) (2008)","key":"24_CR4","DOI":"10.1145\/1403375.1403697"},{"doi-asserted-by":"crossref","unstructured":"Chen, L., Mitra, T.: Graph minor approach for application mapping on CGRAs. ACM Trans. Reconfigurable Technol. Syst. 7(3) (2014)","key":"24_CR5","DOI":"10.1145\/2655242"},{"doi-asserted-by":"crossref","unstructured":"Chen, X., Minwegen, A., Hassan, Y., Kammler, D., Li, S., Kempf, T., Chattopadhyay, A., Ascheid, G.: Flexdet: Flexible, efficient multi-mode mimo detection using reconfigurable asip. In: IEEE FCCM (2012)","key":"24_CR6","DOI":"10.1109\/FCCM.2012.22"},{"doi-asserted-by":"crossref","unstructured":"Gao, L., Karuri, K., Kraemer, S., Leupers, R., Ascheid, G., Meyr, H.: Multiprocessor performance estimation using hybrid simulation. In: Proc. of the ACM\/IEEE Design Automation Conference (DAC) (2008)","key":"24_CR7","DOI":"10.1145\/1391469.1391552"},{"doi-asserted-by":"crossref","unstructured":"Filho, T.S.W.R.J., Masekowsky, S.: CGADL: an architecture description language for coarse-grained reconfigurable arrays. In: IEEE Trans. on VLSI Systems (2009)","key":"24_CR8","DOI":"10.1109\/TVLSI.2008.2002429"},{"doi-asserted-by":"crossref","unstructured":"Khawam, S., Nousias, I., Milward, M., Yi, Y., Muir, M., Arslan, T.: The reconfigurable instruction cell array. IEEE Trans. on VLSI Systems 16(1) (2008)","key":"24_CR9","DOI":"10.1109\/TVLSI.2007.912133"},{"unstructured":"Mei, B., Lambrechts, A., Mignolet, J.-Y., Verkest, D., Lauwereins: Architecture exploration for a reconfigurable architecture template. IEEE Design and Test 22(2), 99\u2013101 (2005)","key":"24_CR10"},{"unstructured":"Menta. \n                      http:\/\/www.menta.fr\/home.html","key":"24_CR11"},{"doi-asserted-by":"crossref","unstructured":"Park, H., Fan, K., Mahlke, S.: Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. In: Proc. of the 17th Intl. Con. on Parallel Architectures and Compilation Techniques (2008)","key":"24_CR12","DOI":"10.1145\/1454115.1454140"},{"doi-asserted-by":"crossref","unstructured":"Park, Y., Park, H., Mahlke, S.: CGRA express: Accelerating execution using dynamic operation fusion. In: Proc. of the Intl. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, pp. 271\u2013280 (2009)","key":"24_CR13","DOI":"10.1145\/1629395.1629433"},{"issue":"2","key":"24_CR14","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1016\/j.sysarc.2011.02.006","volume":"57","author":"K Patel","year":"2011","unstructured":"Patel, K., McGettrick, S., Bleakley, C.: Rapid functional modelling and simulation of coarse-grained reconfigurable array architectures. Elsevier Journal of Systems Architecture 57(2), 383\u2013391 (2011)","journal-title":"Elsevier Journal of Systems Architecture"},{"doi-asserted-by":"crossref","unstructured":"Peyret, T., Corre, G., Thevenin, M., Martin, K., Coussy, P.: An automated design approach to map applications on cgras. In: Proc. of the 24th Edition of the Great Lakes Symposium on VLSI, GLSVLSI 2014, pp. 229\u2013230 (2014)","key":"24_CR15","DOI":"10.1145\/2591513.2591552"},{"doi-asserted-by":"crossref","unstructured":"Sharma, A., Ebeling, C., Hauck, S.: Architecture adaptive routability-driven placement for fpgas. In: ACM\/SIGDA Symp. on FPGA (2005)","key":"24_CR16","DOI":"10.1145\/1046192.1046235"},{"unstructured":"VCS-MX. \n                      http:\/\/www.synopsys.com\/tools\/verification\/functionalverification\/pages\/vcs.aspx","key":"24_CR17"},{"unstructured":"Verilator. \n                      http:\/\/www.veripool.org\/wiki\/verilator","key":"24_CR18"},{"doi-asserted-by":"crossref","unstructured":"Chen, X., Li, S., Schleifer, J., Coenen, T., Chattopadhyay, A., Ascheid, G., Noll, T.: High-level modeling and synthesis for embedded fpgas. In: Proc. of the Conf. on Design, Automation & Test in Europe (DATE), pp. 1565\u20131570 March 2013","key":"24_CR19","DOI":"10.7873\/DATE.2013.318"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,29]],"date-time":"2019-05-29T13:50:20Z","timestamp":1559137820000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]}}}