{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T08:07:40Z","timestamp":1761293260017,"version":"3.40.3"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319162133"},{"type":"electronic","value":"9783319162140"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_30","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"349-356","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["DRAM Row Activation Energy Optimization for Stride Memory Access on FPGA-Based Systems"],"prefix":"10.1007","author":[{"given":"Ren","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"key":"30_CR1","unstructured":"DDR3 SDRAM System-Power Calculator. http:\/\/www.micron.com\/-\/media\/Documents\/Products\/Power%20Calculator\/DDR3_Power_Calc.XLSM"},{"key":"30_CR2","unstructured":"Micron DRAM. http:\/\/www.micron.com\/products\/dram\/"},{"key":"30_CR3","unstructured":"Vivado design suite user guide: design flows overview. http:\/\/www.xilinx.com\/support\/documentation\/"},{"key":"30_CR4","unstructured":"Xilinx Zynq board. http:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-7000.html"},{"key":"30_CR5","doi-asserted-by":"crossref","unstructured":"Akin, B., Milder, P., Franchetti, F., Hoe, J.: Memory bandwidth efficient two-dimensional fast fourier transform algorithm and implementation for large problem sizes. In: Proc. of IEEE FCCM 2012, pp. 188\u2013191, April 2012","DOI":"10.1109\/FCCM.2012.40"},{"key":"30_CR6","doi-asserted-by":"crossref","unstructured":"Chen, R., Le, H., Prasanna, V.K.: Energy efficient parameterized FFT architecture (2013)","DOI":"10.1109\/FPL.2013.6645545"},{"key":"30_CR7","doi-asserted-by":"crossref","unstructured":"Chen, R., Park, N., Prasanna, V.K.: High throughput energy efficient parallel FFT architecture on FPGAs. In: Proc. of IEEE Intl. Con. on HPEC (2013)","DOI":"10.1109\/HPEC.2013.6670343"},{"key":"30_CR8","doi-asserted-by":"crossref","unstructured":"Chen, R., Prasanna, V.: Energy and memory efficient mapping of bitonic sorting on fpga. In: Proc. of ACM\/SIGDA International Symposium on FPGA (2015)","DOI":"10.1145\/2684746.2689068"},{"key":"30_CR9","doi-asserted-by":"crossref","unstructured":"Fang, K., Zhu, Z.: Conservative row activation to improve memory power efficiency. In: Proc. of ACM ICS 2013, pp. 81\u201390. ACM, New York (2013)","DOI":"10.1145\/2464996.2465002"},{"issue":"7","key":"30_CR10","doi-asserted-by":"publisher","first-page":"640","DOI":"10.1109\/TPDS.2003.1214317","volume":"14","author":"N Park","year":"2003","unstructured":"Park, N., Hong, B., Prasanna, V.: Tiling, block data layout, and memory hierarchy performance. IEEE Transactions on Parallel and Distributed Systems 14(7), 640\u2013654 (2003)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"2","key":"30_CR11","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1145\/342001.339668","volume":"28","author":"S Rixner","year":"2000","unstructured":"Rixner, S., Dally, W.J., Kapasi, U.J., Mattson, P., Owens, J.D.: Memory Access Scheduling. SIGARCH Comput. Archit. News 28(2), 128\u2013138 (2000)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"30_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1007\/3-540-44867-5_20","volume-title":"Experimental and Efficient Algorithms","author":"M Singh","year":"2003","unstructured":"Singh, M., Prasanna, V.K.: Algorithmic techniques for memory energy reduction. In: Jansen, K., Margraf, M., Mastrolli, M., Rolim, J.D.P. (eds.) WEA 2003. LNCS, vol. 2647, pp. 237\u2013252. Springer, Heidelberg (2003)"},{"key":"30_CR13","doi-asserted-by":"crossref","unstructured":"Son, Y.H., Seongil, O., Ro, Y., Lee, J.W., Ahn, J.H.: Reducing memory access latency with asymmetric dram bank organizations. In: Proc. of ISCA 2013, pp. 380\u2013391. ACM, New York (2013)","DOI":"10.1145\/2508148.2485955"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,15]],"date-time":"2023-02-15T06:44:15Z","timestamp":1676443455000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}