{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T11:24:21Z","timestamp":1743074661519,"version":"3.40.3"},"publisher-location":"Cham","reference-count":10,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319162133"},{"type":"electronic","value":"9783319162140"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_34","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"383-392","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["A Challenge of Portable and High-Speed FPGA Accelerator"],"prefix":"10.1007","author":[{"given":"Takuma","family":"Usui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryohei","family":"Kobayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenji","family":"Kise","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"key":"34_CR1","unstructured":"Maxeler Technologies. https:\/\/www.maxeler.com\/"},{"key":"34_CR2","unstructured":"Memory Interface Generator (MIG). http:\/\/www.xilinx.com\/products\/intellectual-property\/MIG.htm"},{"key":"34_CR3","unstructured":"Tokushudenshikairo Inc. http:\/\/www.tokudenkairo.co.jp\/art7\/index.html"},{"key":"34_CR4","unstructured":"Kobayashi, R., Kise, K.: Scalable stencil-computation accelerator by employing multiple small fpgas. IPSJ Transactions on Advanced Computing Systems 6(4), 1\u201313 (2013). http:\/\/ci.nii.ac.jp\/naid\/110009616689\/"},{"key":"34_CR5","doi-asserted-by":"crossref","unstructured":"Koch, D., Torresen, J.: Fpgasort: A high performance sorting architecture exploiting run-time reconfiguration on fpgas for large problem sorting. In: Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2011, pp. 45\u201354. ACM, New York (2011). http:\/\/doi.acm.org\/10.1145\/1950413.1950427","DOI":"10.1145\/1950413.1950427"},{"key":"34_CR6","unstructured":"Martinez, J., Cumplido, R., Feregrino, C.: An fpga-based parallel sorting architecture for the burrows wheeler transform. In: International Conference on Reconfigurable Computing and FPGAs, ReConFig 2005, p. 7 (September 2005)"},{"key":"34_CR7","doi-asserted-by":"crossref","unstructured":"Mueller, R., Teubner, J., Alonso, G.: Sorting networks on fpgas. The VLDB Journal 21(1), 1\u201323 (2012). http:\/\/dx.doi.org\/10.1007\/s00778-011-0232-z","DOI":"10.1007\/s00778-011-0232-z"},{"key":"34_CR8","doi-asserted-by":"crossref","unstructured":"Putnam, A., Caulfield, A., Chung, E., Chiou, D., Constantinides, K., Demme, J., Esmaeilzadeh, H., Fowers, J., Gopal, G., Gray, J., Haselman, M., Hauck, S., Heil, S., Hormati, A., Kim, J.Y., Lanka, S., Larus, J., Peterson, E., Pope, S., Smith, A., Thong, J., Xiao, P., Burger, D.: A reconfigurable fabric for accelerating large-scale datacenter services. In: 2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA), pp. 13\u201324 (June 2014)","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"34_CR9","doi-asserted-by":"crossref","unstructured":"Ratnayake, K., Amer, A.: An fpga architecture of stable-sorting on a large data volume: application to video signals. In: 41st Annual Conference on Information Sciences and Systems, CISS 2007, pp. 431\u2013436 (March 2007)","DOI":"10.1109\/CISS.2007.4298343"},{"issue":"3","key":"34_CR10","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1109\/TPDS.2013.51","volume":"25","author":"K Sano","year":"2014","unstructured":"Sano, K., Hatsuda, Y., Yamamoto, S.: Multi-fpga accelerator forscalablestencil computation with constant memory bandwidth. IEEE Transactions on Parallel and Distributed Systems 25(3), 695\u2013705 (2014)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_34","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,10]],"date-time":"2023-02-10T07:42:48Z","timestamp":1676014968000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_34","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}