{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T12:57:31Z","timestamp":1742993851250,"version":"3.40.3"},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319162133"},{"type":"electronic","value":"9783319162140"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_37","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"411-418","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Mesh of Clusters FPGA Architectures: Exploration Methodology and Interconnect Optimization"],"prefix":"10.1007","author":[{"given":"Sonda","family":"Chtourou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinod","family":"Pangracious","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emna","family":"Amouri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"key":"37_CR1","doi-asserted-by":"crossref","unstructured":"Ahmed, E., et al.: The effect of LUT and cluster size on deep-submicron FPGA performance and density. Very Large Scale Integration (VLSI) Systems (2004)","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"37_CR2","doi-asserted-by":"publisher","first-page":"1469","DOI":"10.1109\/T-C.1971.223159","volume":"20","author":"B Landman","year":"1971","unstructured":"Landman, B., et al.: On Pin Versus Block Relationship for Partition of Logic Circuits. IEEE Transactions on Computers 20, 1469\u20131479 (1971)","journal-title":"IEEE Transactions on Computers"},{"key":"37_CR3","doi-asserted-by":"crossref","unstructured":"Betz, V., et al.: Architecture and CAD for Deep-Submicron FPGAs. In: ACL Symposium on Parallel Algorithms and Architectures Series (2000)","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"37_CR4","doi-asserted-by":"crossref","unstructured":"Feng, W., et al.: Designing efficient input interconnect blocks for LUT clusters using counting and entropy. In: Proc. of FPGA 2007, Monterey, Calif, USA, p. 2332 (2007)","DOI":"10.1145\/1216919.1216923"},{"key":"37_CR5","doi-asserted-by":"crossref","unstructured":"Marrakchi, Z., et al.: FPGA Interconnect Topologies Exploration. Int. J. Reconfig, Comp. (2009)","DOI":"10.1155\/2009\/259837"},{"key":"37_CR6","doi-asserted-by":"crossref","unstructured":"Marquart, A., et al.: Using cluster-based logic block and timing-driven packing to improve FPGA speed and density, FPGA, Monterey, p. 3746 (1999)","DOI":"10.1145\/296399.296426"},{"key":"37_CR7","doi-asserted-by":"crossref","unstructured":"McMurchie, L., et al.: Pathfinder: A Negotiation-Based Performance-Driven Router for FPGAs. In: Proc. FPGA 1995 (1995)","DOI":"10.1145\/201310.201328"},{"key":"37_CR8","doi-asserted-by":"crossref","unstructured":"Lamoureux, J., et al.: Activity Estimation for FieldProgrammable Gate Arrays. In: FPL (2006)","DOI":"10.1109\/FPL.2006.311199"},{"key":"37_CR9","doi-asserted-by":"crossref","unstructured":"Goeders, J., et al.: VersaPower: Power Estimation for Diverse FPGA Architectures. In: International Conference on Field-Programmable Technology (FPT) (2012)","DOI":"10.1109\/FPT.2012.6412139"},{"key":"37_CR10","doi-asserted-by":"crossref","unstructured":"Rose, J., et al.: The VTR Project: Architecture and CAD for FPGAs from Verilog to Routing. In: FPGA, pp. 77\u201386 (2012)","DOI":"10.1145\/2145694.2145708"},{"key":"37_CR11","doi-asserted-by":"crossref","unstructured":"DeHon, A., et al.: Compact. Multilayer Layout for Butterfly Fat-Tree. IEEE Trans. VLSI 12(10), 1051\u20131065 (2004)","DOI":"10.1109\/TVLSI.2004.834237"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,28]],"date-time":"2023-01-28T11:08:51Z","timestamp":1674904131000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}