{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T04:28:32Z","timestamp":1747888112372,"version":"3.41.0"},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319162133"},{"type":"electronic","value":"9783319162140"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_39","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"427-434","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A Flexible Multilayer Perceptron Co-processor for FPGAs"],"prefix":"10.1007","author":[{"given":"Zeyad","family":"Aklah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Andrews","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"key":"39_CR1","doi-asserted-by":"publisher","first-page":"271","DOI":"10.1007\/0-387-28487-7_10","volume-title":"FPGA Implementations of Neural Networks","author":"A Canas","year":"2006","unstructured":"Canas, A., Ortigosa, E., Ros, E., Ortigosa, P.: FPGA implementation of a fully and partially connected MLP. In: Omondi, A., Rajapakse, J. (eds.) FPGA Implementations of Neural Networks, pp. 271\u2013296. Springer, US (2006). http:\/\/dx.doi.org\/10.1007\/0-387-28487-7_10"},{"key":"39_CR2","doi-asserted-by":"crossref","unstructured":"Cartwright, E., Sadeghian, A., Ma, S., Andrews, D.: Achieving portability and efficiency over chip heterogeneous multiprocessor systems. In: Proc. of the 24th Intl. Conf. on Field Programmable Logic and Applications (FPL), pp. 1\u20134 (2014)","DOI":"10.1109\/FPL.2014.6927395"},{"key":"39_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1007\/978-3-642-33269-2_15","volume-title":"Artificial Neural Networks and Machine Learning \u2013 ICANN 2012","author":"K Cheung","year":"2012","unstructured":"Cheung, K., Schultz, S., Luk, W.: A large-scale spiking neural network accelerator for FPGA systems. In: Villa, A., Duch, W., \u00c9rdi, P., Masulli, F., Palm, G. (eds.) ICANN 2012, Part I. LNCS, vol. 7552, pp. 113\u2013120. Springer, Heidelberg (2012). http:\/\/dx.doi.org\/10.1007\/978-3-642-33269-2_15"},{"key":"39_CR4","doi-asserted-by":"crossref","unstructured":"Esmaeilzadeh, H., Sampson, A., Ceze, L., Burger, D.: Neural acceleration for general-purpose approximate programs. In: 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 449\u2013460, December 2012","DOI":"10.1109\/MICRO.2012.48"},{"key":"39_CR5","unstructured":"Gure, A.: Multilayer perceptron neural network in c. https:\/\/github.com\/sanjeevk001\/workingfiles\/tree\/master\/mlp-bp-fxp-5"},{"issue":"3","key":"39_CR6","doi-asserted-by":"publisher","first-page":"880","DOI":"10.1109\/TNN.2007.891626","volume":"18","author":"S Himavathi","year":"2007","unstructured":"Himavathi, S., Anitha, D., Muthuramalingam, A.: Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization. IEEE Trans. on Neural Networks 18(3), 880\u2013888 (2007)","journal-title":"IEEE Trans. on Neural Networks"},{"issue":"1","key":"39_CR7","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1109\/TIE.2006.888791","volume":"54","author":"S Jung","year":"2007","unstructured":"Jung, S., Kim, S.S.: Hardware implementation of a real-time neural network controller with a DSP and an FPGA for nonlinear systems. IEEE Transactions on Industrial Electronics 54(1), 265\u2013271 (2007)","journal-title":"IEEE Transactions on Industrial Electronics"},{"key":"39_CR8","doi-asserted-by":"crossref","unstructured":"Krips, M., Lammert, T., Kummert, A.: FPGA implementation of a neural network for a real-time hand tracking system. In: Proc. of the 1st Intl. Workshop on Electronic Design, Test and Applications, pp. 313\u2013317 (2002)","DOI":"10.1109\/DELTA.2002.994637"},{"issue":"13","key":"39_CR9","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1016\/j.neucom.2010.03.021","volume":"74","author":"J Misra","year":"2010","unstructured":"Misra, J., Saha, I.: Artificial neural networks in hardware: A survey of two decades of progress. Neurocomputing 74(13), 239\u2013255 (2010). Artificial Brains http:\/\/www.sciencedirect.com\/science\/article\/pii\/S092523121000216X","journal-title":"Neurocomputing"},{"key":"39_CR10","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1007\/0-387-28487-7_2","volume-title":"FPGA Implementations of Neural Networks","author":"M Moussa","year":"2006","unstructured":"Moussa, M., Areibi, S., Nichols, K.: On the arithmetic precision for implementing back-propagation networks on FPGA: a case study. In: Omondi, A., Rajapakse, J. (eds.) FPGA Implementations of Neural Networks, pp. 37\u201361. Springer, US (2006). http:\/\/dx.doi.org\/10.1007\/0-387-28487-7_2"},{"issue":"2","key":"39_CR11","doi-asserted-by":"publisher","first-page":"1154","DOI":"10.1109\/TII.2013.2294137","volume":"10","author":"F Ortega-Zamorano","year":"2014","unstructured":"Ortega-Zamorano, F., Jerez, J., Franco, L.: FPGA implementation of the c-mantec neural network constructive algorithm. IEEE Trans. on Industrial Informatics 10(2), 1154\u20131161 (2014)","journal-title":"IEEE Trans. on Industrial Informatics"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_39","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T19:25:16Z","timestamp":1747855516000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_39","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}