{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T01:30:09Z","timestamp":1743125409726,"version":"3.40.3"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319162133"},{"type":"electronic","value":"9783319162140"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_41","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"443-450","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Towards Performance Modeling of 3D Memory Integrated FPGA Architectures"],"prefix":"10.1007","author":[{"given":"Shreyas G.","family":"Singapura","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anand","family":"Panangadan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"key":"41_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"874","DOI":"10.1007\/978-3-540-30117-2_92","volume-title":"Field Programmable Logic and Application","author":"C Ababei","year":"2004","unstructured":"Ababei, C., Maidee, P., Bazargan, K.: Exploring potential benefits of 3D FPGA integration. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 874\u2013880. Springer, Heidelberg (2004)"},{"key":"41_CR2","unstructured":"Altera, Micron: Hybrid Memory Cube Demonstration Platform. http:\/\/www.altera.com\/technology\/memory\/serial-memory\/hybrid-mem-cubes\/mem-cubes.html"},{"key":"41_CR3","doi-asserted-by":"crossref","unstructured":"Black, B., Annavaram, M., Brekelbaum, N., DeVale, J., Jiang, L., Loh, G.H., McCauley, D., Morrow, P., Nelson, D.W., Pantuso, D., et al.: Die stacking (3D) microarchitecture. In: 39th Annual IEEE\/ACM International Symposium on MICRO-39, pp. 469\u2013479. IEEE (2006)","DOI":"10.1109\/MICRO.2006.18"},{"key":"41_CR4","doi-asserted-by":"crossref","unstructured":"Das, S., Fan, A., Chen, K.N., Tan, C.S., Checka, N., Reif, R.: Technology, performance, and computer-aided design of three-dimensional integrated circuits. In: Proc. of the 2004 Intl. Simp. on Physical design, pp. 108\u2013115. ACM (2004)","DOI":"10.1145\/981066.981091"},{"issue":"6","key":"41_CR5","doi-asserted-by":"publisher","first-page":"498","DOI":"10.1109\/MDT.2005.136","volume":"22","author":"WR Davis","year":"2005","unstructured":"Davis, W.R., Wilson, J., Mick, S., Xu, J., Hua, H., Mineo, C., Sule, A.M., Steer, M., Franzon, P.D.: Demystifying 3D ICs: The Pros and Cons of Going Vertical. IEEE Design & Test of Computers 22(6), 498\u2013510 (2005)","journal-title":"IEEE Design & Test of Computers"},{"key":"41_CR6","doi-asserted-by":"crossref","unstructured":"Gadfort, P., Dasu, A., Akoglu, A., Leow, Y.K., Fritze, M.: A power efficient reconfigurable system-in-stack: 3D integration of accelerators, FPGAs, and DRAM. In: 2014 27th IEEE International System-on-Chip Conference (SOCC), pp. 11\u201316. IEEE (2014)","DOI":"10.1109\/SOCC.2014.6948892"},{"issue":"7","key":"41_CR7","doi-asserted-by":"publisher","first-page":"882","DOI":"10.1109\/TVLSI.2008.2000456","volume":"16","author":"A Gayasen","year":"2008","unstructured":"Gayasen, A., Narayanan, V., Kandemir, M., Rahman, A.: Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16(7), 882\u2013893 (2008)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"41_CR8","unstructured":"Hybrid Memory Cube Consortium: Hybrid Memory Cube Specification. http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/HMC_Specification%201_0.pdf"},{"key":"41_CR9","doi-asserted-by":"crossref","unstructured":"Loh, G.H.: 3D-stacked memory architectures for multi-core processors. In: ACM SIGARCH Computer Architecture News, vol. 36, pp. 453\u2013464. IEEE Computer Society (2008)","DOI":"10.1145\/1394608.1382159"},{"issue":"3","key":"41_CR10","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1109\/MM.2007.59","volume":"27","author":"GH Loh","year":"2007","unstructured":"Loh, G.H., Xie, Y., Black, B.: Processor Design in 3D Die-Stacking Technologies. IEEE Micro 27(3), 31\u201348 (2007)","journal-title":"IEEE Micro"},{"key":"41_CR11","doi-asserted-by":"crossref","unstructured":"Papanikolaou, A., Soudris, D., Radojcic, R.: Introduction to three-dimensional integration. In: Three Dimensional System Integration, pp. 1\u201312. Springer (2011)","DOI":"10.1007\/978-1-4419-0962-6_1"},{"key":"41_CR12","doi-asserted-by":"crossref","unstructured":"Patti, R.: Homogeneous 3d integration. In: Three Dimensional System Integration, pp. 51\u201371. Springer (2011)","DOI":"10.1007\/978-1-4419-0962-6_4"},{"issue":"4.5","key":"41_CR13","doi-asserted-by":"publisher","first-page":"491","DOI":"10.1147\/rd.504.0491","volume":"50","author":"AW Topol","year":"2006","unstructured":"Topol, A.W., La Tulipe, D., Shi, L., Frank, D.J., Bernstein, K., Steen, S.E., Kumar, A., Singco, G.U., Young, A.M., Guarini, K.W., et al.: Three-Dimensional Integrated Circuit. IBM Journal of Research and Development 50(4.5), 491\u2013506 (2006)","journal-title":"IBM Journal of Research and Development"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_41","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,18]],"date-time":"2023-01-18T17:08:49Z","timestamp":1674061729000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_41","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}