{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T16:32:27Z","timestamp":1781973147858,"version":"3.54.5"},"publisher-location":"Cham","reference-count":12,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319162133","type":"print"},{"value":"9783319162140","type":"electronic"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_5","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"53-64","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["ArchHDL: A Novel Hardware RTL Design Environment in C++"],"prefix":"10.1007","author":[{"given":"Shimpei","family":"Sato","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kenji","family":"Kise","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"key":"5_CR1","unstructured":"IEEE standard for Standard SystemC Language Reference Manual. IEEE std. 1666\u20132011 (2011)"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Bachrach, J., Vo, H., Richards, B., Lee, Y., Waterman, A., Avi\u017eienis, R., Wawrzynek, J., Asanovi\u0107, K.: Chisel: constructing hardware in a scala embedded language. In: Proceedings of the 49th Annual Design Automation Conference, DAC 2012, pp. 1216\u20131225. ACM, New York (2012). http:\/\/doi.acm.org\/10.1145\/2228360.2228584","DOI":"10.1145\/2228360.2228584"},{"key":"5_CR3","unstructured":"Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. The Morgan Kaufmann Series in Computer Architecture and Design. Elsevier Science (2004)"},{"issue":"127","key":"5_CR4","first-page":"5","volume":"2004","author":"J Decaluwe","year":"2004","unstructured":"Decaluwe, J.: Myhdl: a python-based hardware description language. Linux J. 2004(127), 5 (2004). http:\/\/dl.acm.org\/citation.cfm?id=1029015.1029020","journal-title":"Linux J."},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Hayasaka, H., Haramiishi, H., Shimizu, N.: The design of pci bus interface. In: Proceedings of the 2003 Asia and South Pacific Design Automation Conference, ASP-DAC 2003, pp. 579\u2013580 (2003)","DOI":"10.1145\/1119772.1119900"},{"key":"5_CR6","unstructured":"Icarus Verilog Web page: http:\/\/iverilog.icarus.com"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Kon, C., Shimizu, N.: The design of an i8080a instruction compatible processor with extended memory address. In: Proceedings of the 2003 Asia and South Pacific Design Automation Conference, ASP-DAC 2003, pp. 571\u2013572 (2003)","DOI":"10.1145\/1119772.1119896"},{"key":"5_CR8","unstructured":"MyHDL Web page: http:\/\/www.myhdl.org\/doku.php\/performance"},{"key":"5_CR9","unstructured":"Parthenon Web page: http:\/\/www.kecl.ntt.co.jp\/parthenon\/"},{"key":"5_CR10","unstructured":"Patterson, D., Hennessy, J.: Computer Organization and Design: The Hardware\/software Interface. Morgan Kaufmann Series in Computer Graphics. Morgan Kaufmann (2012)"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Sato, S., Kise, K.: ArchHDL: a new hardware description language for high-speed architectural evaluation. In: Proceedings of IEEE 7th International Symposium on Embedded Multicore SoCs (MCSoC 2013), pp. 107\u2013112, September 2013","DOI":"10.1109\/MCSoC.2013.38"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Uehara, K., Sato, S., Miyoshi, T., Kise, K.: A study of an infrastructure for research and development of many-core processors. In: Proceedings of International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT), pp. 414\u2013419, December 2009","DOI":"10.1109\/PDCAT.2009.77"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,20]],"date-time":"2023-02-20T23:52:26Z","timestamp":1676937146000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}