{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T21:27:20Z","timestamp":1743024440236,"version":"3.40.3"},"publisher-location":"Cham","reference-count":38,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319162133"},{"type":"electronic","value":"9783319162140"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_50","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"542-553","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["COSSIM : A Novel, Comprehensible, Ultra-Fast, Security-Aware CPS Simulator"],"prefix":"10.1007","author":[{"given":"Ioannis","family":"Papaefstathiou","sequence":"first","affiliation":[]},{"given":"Gregory","family":"Chrysos","sequence":"additional","affiliation":[]},{"given":"Lambros","family":"Sarakis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"key":"50_CR1","unstructured":"Foundations for Innovation in Cyber-Physical Systems, NIST (January 2013)"},{"key":"50_CR2","unstructured":"Abuarqoub, A., et al.: Simulation issues in wireless sensor networks: A survey. In: SENSORCOMM 2012, The Sixth International Conference on Sensor Technologies and Applications (2012)"},{"key":"50_CR3","doi-asserted-by":"crossref","unstructured":"Shnayder, V., Hempstead, M., Rong Chen, B., Werner-Allen, G., Welsh, M.: Simulating the power consumption of large-scale sensor network applications. In: Proceedings of the Second ACM Conference on Embedded Networked Systems (SenSys) (November 2004)","DOI":"10.1145\/1031495.1031518"},{"issue":"2","key":"50_CR4","first-page":"133","volume":"32","author":"F Chen","year":"2009","unstructured":"Chen, F., Dietrich, I., German, R., Dressler, F.: An Energy Model for Simulation Studies of Wireless Sensor Networks using OMNeT++. Praxis der Informationsverarbeitung und Kommunikation (PIK) 32(2), 133\u2013138 (2009)","journal-title":"Praxis der Informationsverarbeitung und Kommunikation (PIK)"},{"key":"50_CR5","doi-asserted-by":"crossref","unstructured":"Glaser, J., Weber, D., Madani, S.A., Mahlknecht, S.: Power aware simulation framework for wireless sensor networks and nodes. EURASIP J. Embedded Syst. 2008, Article 3 (January 2008)","DOI":"10.1155\/2008\/369178"},{"key":"50_CR6","unstructured":"Using Mannasim Framework (March 2014). http:\/\/www.mannasim.dcc.ufmg.br"},{"key":"50_CR7","unstructured":"Sobeih, A., et al.: J-sim: A simulation environment for wireless sensor networks. In: Proceedings of the 38th annual Symposium on Simulation. IEEE Computer Society (2005)"},{"key":"50_CR8","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/2370816.2370820","volume-title":"Proceedings of the 21st international conference on Parallel architectures and compilation techniques (PACT \u201812)","author":"W Heirman","year":"2012","unstructured":"Heirman, W., Sarkar, S., Carlson, T.E., Hur, I., Eeckhout, L.: Power-aware multi-core simulation for early design stage hardware\/software co-optimization. Proceedings of the 21st international conference on Parallel architectures and compilation techniques (PACT \u201812), pp. 3\u201312. ACM, New York, NY, USA (2012)"},{"issue":"2","key":"50_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1534916.1534925","volume":"2","author":"ES Chung","year":"2009","unstructured":"Chung, E.S., Papamichael, M.K., Nurvitadhi, E., Hoe, J.C., Mai, K., Falsafi, B.: ProtoFlex: Towards Scalable, Full-System Multiprocessor Simulations Using FPGAs. ACM Trans. Reconfigurable Technol. Syst. 2(2), 1\u201332 (2009)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"50_CR10","unstructured":"Pellauer, M., Vijayaraghavan, M., Adler, M., Arvind, Emer, J.: Quick performance models quickly: Closely-coupled partitioned simulation on FPGAs. In: ISPASS \u201908: Proceedings of the International Symposium on Performance Analysis of Systems and software"},{"key":"50_CR11","unstructured":"Chiou, D., Sunwoo, D., Kim, J., Patil, N.A., Reinhart, W., Johnson, D.E., Keefe, J., Angepat, H.: FPGA-Accelerated simulation technologies (fast): Fast, full-system, cycle-accurate simulators. In: MICRO \u201907: Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture. Washington, DC, USA"},{"key":"50_CR12","doi-asserted-by":"crossref","unstructured":"Khan, A., Vijayaraghavan, M., Boyd-Wickizer, S., Arvind: Fast and cycle-accurate modeling of a multicore processor. In: Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS 2012) (2012)","DOI":"10.1109\/ISPASS.2012.6189224"},{"key":"50_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1007\/978-3-642-11802-9_23","volume-title":"Integrated Circuit and System Design","author":"C Bachmann","year":"2010","unstructured":"Bachmann, C., Genser, A., Steger, C., Wei\u00df, R., Haid, J.: Accelerating Embedded Software Power Profiling Using Run-Time Power Emulation. In: Monteiro, J., van Leuken, R. (eds.) PATMOS 2009. LNCS, vol. 5953, pp. 186\u2013195. Springer, Heidelberg (2010)"},{"key":"50_CR14","doi-asserted-by":"crossref","unstructured":"Park, Y.-H., et al.: A multi-granularity power modeling methodology for embedded processors. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19.4 pp. 668\u2013681 (2011)","DOI":"10.1109\/TVLSI.2009.2039153"},{"key":"50_CR15","doi-asserted-by":"crossref","unstructured":"Sunwoo, D., et al.: PrEsto: An FPGA-accelerated power estimation methodology for complex systems. In: 2010 International Conference on Field Programmable Logic and Applications (FPL), IEEE (2010)","DOI":"10.1109\/FPL.2010.69"},{"key":"50_CR16","unstructured":"Tsao, S.-L., et al.: Hardware-assisted energy consumption evaluation tool for multi-core embedded systems. In: 2nd International Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems (WATERS 2011)"},{"key":"50_CR17","doi-asserted-by":"crossref","unstructured":"Krieg, A., et al.: POWER-MODES: POWer-EmulatoR-and MOdel-Based DEpendability and security evaluations. In: ACM Transactions on Reconfigurable Technology and Systems (TRETS) 5.4(19) (2012)","DOI":"10.1145\/2392616.2392617"},{"key":"50_CR18","doi-asserted-by":"crossref","unstructured":"Nasreddine, N., Boizard, J.L.; Escriba, C., Fourniols, J.-Y.: Wireless sensors networks emulator implemented on a FPGA. In: 2010 International Conference on Field-Programmable Technology (FPT), vol., no., pp. 279\u2013282. December 8-10, 2010","DOI":"10.1109\/FPT.2010.5681484"},{"key":"50_CR19","doi-asserted-by":"crossref","unstructured":"Quadri, Uzma, Rangaree, P., Asutkar, G.M.: FPGA implementation of an emulator for Wireless Sensor Node with Pt100 temperature sensor. ENCON 2013-2013 IEEE Region 10 Conference (31194). IEEE (2013)","DOI":"10.1109\/TENCON.2013.6719037"},{"issue":"3","key":"50_CR20","doi-asserted-by":"publisher","first-page":"1444","DOI":"10.1109\/TSG.2012.2191805","volume":"3","author":"H Lin","year":"2012","unstructured":"Lin, H., et al.: GECO: Global Event-Driven Co-Simulation Framework for Interconnected Power System and Communication Network. IEEE Transactions on Smart Grid 3(3), 1444\u20131456 (2012)","journal-title":"IEEE Transactions on Smart Grid"},{"key":"50_CR21","unstructured":"Tan, Z., Krste A., David, P.: Datacenter-Scale Network Research on FPGAs. In: Proc. Workshop on Exascale Evaluation and Research Techniques (2011)"},{"key":"50_CR22","doi-asserted-by":"crossref","unstructured":"Coburn, J., Ravi, S., Raghunathan, A.: Power emulation: a new paradigm for power estimation. DAC, pp. 700\u2013705 (2005)","DOI":"10.1145\/1065579.1065764"},{"key":"50_CR23","doi-asserted-by":"crossref","unstructured":"Atienza, D., Valle, P.D., Paci, G., Poletti, F.: A fast HW\/SW FPGA-based thermal emulation framework for multi-processor system-on- chip. DAC January 2006","DOI":"10.1145\/1146909.1147068"},{"key":"50_CR24","doi-asserted-by":"crossref","unstructured":"Bhattacharjee, A., Contreras, G., Martonosi, M.: Full-system chip multiprocessor power evaluations using FPGA-based emulation. In: Proceedings of ISLPED January 2008","DOI":"10.1145\/1393921.1394010"},{"key":"50_CR25","doi-asserted-by":"crossref","unstructured":"Ghodrat, M., Lahiri, K., Raghunathan, A.: Accelerating System-on-Chip power analysis using hybrid power estimation. DAC, 883\u2013886 (2007)","DOI":"10.1145\/1278480.1278697"},{"key":"50_CR26","unstructured":"Chen, Z., Roy, K., Chou, T.: Power sensitivity-a new method to estimate power dissipation considering uncertain specifications of primary inputs. ICCAD (1997)"},{"issue":"4","key":"50_CR27","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/92.736123","volume":"6","author":"Q Wu","year":"1998","unstructured":"Wu, Q., Qiu, Q., Pedram, M., Ding, C.-S.: Cycle-accurate macromodels for RT-level power analysis. IEEE Transactions on VLSI Systems 6(4), 520\u2013528 (1998)","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"1","key":"50_CR28","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/92.820758","volume":"8","author":"S Gupta","year":"2000","unstructured":"Gupta, S., Najm, F.: Power modeling for high-level power estimation. IEEE Transactions on VLSI Systems 8(1), 18\u201329 (2000)","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"3","key":"50_CR29","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1145\/348019.348081","volume":"5","author":"A Bogliolo","year":"2000","unstructured":"Bogliolo, A., Benini, L., Micheli, G.D.: Regression based RTL power modeling. ACM Trans. on Design Automation of Electronic Systems 5(3), 337\u2013372 (2000)","journal-title":"ACM Trans. on Design Automation of Electronic Systems"},{"key":"50_CR30","doi-asserted-by":"crossref","unstructured":"Sunwoo, D., Wu, G.Y., Patil, N.A., Chiou, D.: PrEsto: An fpga-accelerated power estimation methodology for complex systems. In: 2010 International Conference on Field Programmable Logic and Applications (FPL)","DOI":"10.1109\/FPL.2010.69"},{"key":"50_CR31","doi-asserted-by":"crossref","unstructured":"Bansal, N., Lahiri, K., Raghunathan, A.: Automatic power modeling of infrastructure IP for system-on-chip power analysis. In: Proceedings of VLSI Design, pp. 513\u2013520 (2007)","DOI":"10.1109\/VLSID.2007.46"},{"key":"50_CR32","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/2370816.2370820","volume-title":"Proceedings of the 21st international conference on Parallel architectures and compilation techniques (PACT \u201812)","author":"W Heirman","year":"2012","unstructured":"Heirman, W., Sarkar, S., Carlson, T.E., Hur, I., Eeckhout, L.: Power-aware multi-core simulation for early design stage hardware\/software co-optimization. Proceedings of the 21st international conference on Parallel architectures and compilation techniques (PACT \u201812), pp. 3\u201312. ACM, New York, NY, USA (2012)"},{"key":"50_CR33","doi-asserted-by":"crossref","unstructured":"Eisley, N., Peh, L.-S.: High-level power analysis for on-chip networks. In: Proc. CASES, pp. 104\u2013115 (2004)","DOI":"10.1145\/1023833.1023849"},{"issue":"4","key":"50_CR34","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/92.736123","volume":"6","author":"Q Wu","year":"1998","unstructured":"Wu, Q., Qiu, Q., Pedram, M., Ding, C.-S.: Cycle-accurate macromodels for RT-level power analysis. IEEE Transactions on VLSI Systems 6(4), 520\u2013528 (1998)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"50_CR35","doi-asserted-by":"crossref","unstructured":"Sunwoo, D., Wu, G.Y., Patil, N.A., Chiou, D.: PrEsto: An FPGA-accelerated power estimation methodology for complex systems. In: 2010 International Conference on Field Programmable Logic and Applications (FPL)","DOI":"10.1109\/FPL.2010.69"},{"key":"50_CR36","doi-asserted-by":"crossref","unstructured":"Macii, E., Pedram, M., Somenzi, F.: High-level power modeling, estimation, and optimization. In: Proc. Design Automation Conf., pp. 504\u2013511 June 1997","DOI":"10.1145\/266021.266268"},{"key":"50_CR37","doi-asserted-by":"publisher","first-page":"253","DOI":"10.1109\/TVLSI.2002.1043328","volume":"10","author":"M Lajolo","year":"2002","unstructured":"Lajolo, M., Raghunathan, A., Dey, S., Lavagno, L.: Co-Simulation Based Power Estimation for System-on-Chip Design. IEEE Trans. VLSI Systems 10, 253\u2013266 (2002)","journal-title":"IEEE Trans. VLSI Systems"},{"key":"50_CR38","doi-asserted-by":"crossref","unstructured":"Li, Y., Henkel, J.: A Framework for estimating and minimizing the energy dissipation of HW\/SW embedded systems. In: Proc. Design Automation Conf., pp. 188\u2013 193 June 1998","DOI":"10.1145\/277044.277097"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_50","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,10]],"date-time":"2023-02-10T07:43:59Z","timestamp":1676015039000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_50"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":38,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_50","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}