{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T16:20:46Z","timestamp":1778948446992,"version":"3.51.4"},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319162133","type":"print"},{"value":"9783319162140","type":"electronic"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-16214-0_7","type":"book-chapter","created":{"date-parts":[[2015,3,30]],"date-time":"2015-03-30T22:56:39Z","timestamp":1427756199000},"page":"79-90","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":39,"title":["Preemptive Hardware Multitasking in ReconOS"],"prefix":"10.1007","author":[{"given":"Markus","family":"Happe","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Traber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ariane","family":"Keller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,31]]},"reference":[{"issue":"1","key":"7_CR1","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/MM.2013.110","volume":"34","author":"A Agne","year":"2014","unstructured":"Agne, A., Happe, M., Keller, A., L\u00fcbbers, E., Plattner, B., Platzner, M., Plessl, C.: ReconOS - An Operating System Approach for Reconfigurable Computing. IEEE Micro 34(1), 60\u201371 (2014)","journal-title":"IEEE Micro"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Jovanovic, S., Tanougast, C., Weber, S.: A hardware preemptive multitasking mechanism based on scan-path register structure for FPGA-based reconfigurable systems. In: NASA\/ESA Conf. on Adaptive Hardware and Systems (2007)","DOI":"10.1109\/AHS.2007.4"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Jozwik, K., Tomiyama, H., Honda, S., Takada, H.: A novel mechanism for effective hardware task preemption in dynamically reconfigurable systems. In: Int. Conference on Field Programmable Logic and Applications (2010)","DOI":"10.1109\/FPL.2010.76"},{"key":"7_CR4","unstructured":"Kalte, H., Porrmann, M.: Context saving and restoring for multitasking in reconfigurable systems. In: FPL Conference. IEEE (2005)"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Koch, D., Haubelt, C., Teich, J.: Efficient hardware checkpointing: Concepts, overhead analysis, and implementation. In: FPGA Symp. ACM (2007)","DOI":"10.1145\/1216919.1216950"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Liu, S., Pittman, R.N., Forin, A.: Minimizing partial reconfiguration overhead with fully streaming DMA engines and intelligent ICAP controller. In: ACM\/SIGDA Int. Symposium on Field Programmable Gate Arrays (2010)","DOI":"10.1145\/1723112.1723190"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"L\u00fcbbers, E., Platzner, M.: Cooperative multithreading in dynamically reconfigurable systems. In: FPL Conference. IEEE (2009)","DOI":"10.1109\/FPL.2009.5272418"},{"key":"7_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1007\/978-3-642-36812-7_18","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"A Morales-Villanueva","year":"2013","unstructured":"Morales-Villanueva, A., Gordon-Ross, A.: HTR: On-Chip Hardware Task Relocation for Partially Reconfigurable FPGAs. ARC 2013. LNCS, vol. 7806, pp. 185\u2013196. Springer, Heidelberg (2013)"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Simmler, H., Levinson, L., M\u00e4nner, R.: Multitasking on FPGA coprocessors. In: Int. Workshop on Field Programmable Logic and Applications. Springer (2000)","DOI":"10.1007\/3-540-44614-1_13"},{"key":"7_CR10","unstructured":"Xilinx: Partial Reconfiguration - User Guide UG702 v14.5 (2013). http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_7\/ug702.pdf"},{"key":"7_CR11","unstructured":"Xilinx: Virtex-6 FPGA Configuration - User Guide UG360 v3.7 (2013). http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug360.pdf"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-16214-0_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,10]],"date-time":"2023-02-10T07:42:22Z","timestamp":1676014942000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-16214-0_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319162133","9783319162140"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-16214-0_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"31 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}