{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T15:55:52Z","timestamp":1762444552047,"version":"3.40.3"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319173528"},{"type":"electronic","value":"9783319173535"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-17353-5_9","type":"book-chapter","created":{"date-parts":[[2015,4,17]],"date-time":"2015-04-17T07:16:14Z","timestamp":1429254974000},"page":"102-111","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["A Hybrid Approach for Parallel Transistor-Level Full-Chip Circuit Simulation"],"prefix":"10.1007","author":[{"given":"Heidi K.","family":"Thornquist","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sivasankaran","family":"Rajamanickam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,4,18]]},"reference":[{"key":"9_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"315","DOI":"10.1007\/978-3-642-29737-3_36","volume-title":"Euro-Par 2011: Parallel Processing Workshops","author":"C Baker","year":"2012","unstructured":"Baker, C., Boman, E., Heroux, M., Keiter, E., Rajamanickam, S., Schiek, R., Thornquist, H.: Enabling next-generation parallel circuit simulation with trilinos. In: Alexander, M., D\u2019Ambra, P., Belloum, A., Bosilca, G., Cannataro, M., Danelutto, M., Di Martino, B., Gerndt, M., Jeannot, E., Namyst, R., Roman, J., Scott, S.L., Traff, J.L., Vall\u00e9e, G., Weidendorfer, J. (eds.) Euro-Par 2011, Part I. LNCS, vol. 7155, pp. 315\u2013323. Springer, Heidelberg (2012)"},{"issue":"8","key":"9_CR2","doi-asserted-by":"publisher","first-page":"1275","DOI":"10.1016\/j.future.2004.09.007","volume":"21","author":"A Basermann","year":"2005","unstructured":"Basermann, A., Jaekel, U., Nordhausen, M., Hachiya, K.: Parallel iterative solvers for sparse linear systems in circuit simulation. Future Gener. Comp. Sys. 21(8), 1275\u20131284 (2005)","journal-title":"Future Gener. Comp. Sys."},{"issue":"3","key":"9_CR3","doi-asserted-by":"publisher","first-page":"36:1","DOI":"10.1145\/1824801.1824814","volume":"37","author":"TA Davis","year":"2010","unstructured":"Davis, T.A., Natarajan, E.P.: Algorithm 907: KLU, a direct sparse solver for circuit simulation problems. ACM Trans. Math. Softw. 37(3), 36:1\u201336:17 (2010)","journal-title":"ACM Trans. Math. Softw."},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Devine, K.D., Boman, E.G., Heaphy, R.T., Bisseling, R.H., \u00c7ataly\u00fcrek, \u00dc.V.: Parallel hypergraph partitioning for scientific computing. In: Proceedings of 20th International Parallel and Distributed Processing Symposium (IPDPS\u201906). IEEE (2006)","DOI":"10.1109\/IPDPS.2006.1639359"},{"key":"9_CR5","unstructured":"Heroux, M.: Epetra performance optimization guide. Technical report SAND2005-1668, Sandia National Laboratories, March 2009"},{"key":"9_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-94-007-0149-6_1","volume-title":"Adv. Simul. Verification Electron. Biol. Syst.","author":"ER Keiter","year":"2011","unstructured":"Keiter, E.R., Thornquist, H.K., Hoekstra, R.J., Russo, T.V., Schiek, R.L., Rankin, E.L.: Parallel transistor-level circuit simulation. In: Li, P., Silveira, L.M., Feldmann, P. (eds.) Adv. Simul. Verification Electron. Biol. Syst., pp. 1\u201321. Springer, Dordrecht (2011)"},{"key":"9_CR7","doi-asserted-by":"publisher","first-page":"302","DOI":"10.1145\/1089014.1089017","volume":"31","author":"XS Li","year":"2005","unstructured":"Li, X.S.: An overview of superLU: algorithms, implementation, and user interface. ACM Trans. Math. Softw. 31, 302\u2013325 (2005)","journal-title":"ACM Trans. Math. Softw."},{"issue":"2","key":"9_CR8","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1145\/779359.779361","volume":"29","author":"XS Li","year":"2003","unstructured":"Li, X.S., Demmel, J.W.: SuperLU_DIST: a scalable distributed-memory sparse direct solver for unsymmetric linear systems. ACM Trans. Math. Soft. 29(2), 110\u2013140 (2003)","journal-title":"ACM Trans. Math. Soft."},{"key":"9_CR9","unstructured":"Nagel, L.W.: SPICE2, a computer program to simulate semiconductor circuits. Technical report ERL-M250, University of California, Berkeley, 1975"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Rajamanickam, S., Boman, E.G., Heroux, M.A.: ShyLU: A hybrid-hybrid solver for multicore platforms. In: IEEE 26th International Parallel Distributed Processing Symposium (IPDPS), pp. 631\u2013643, May 2012","DOI":"10.1109\/IPDPS.2012.64"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Thornquist, H.K., Keiter, E.R., Hoekstra, R.J., Day, D.M., Boman, E.G.: A parallel preconditioning strategy for efficient transistor-level circuit simulation. In: Proceedings of the 2009 (ICCAD). ACM, November 2009","DOI":"10.1145\/1687399.1687477"},{"issue":"3","key":"9_CR12","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1145\/2425676.2425685","volume":"19","author":"HK Thornquist","year":"2013","unstructured":"Thornquist, H.K., Keiter, E.R., Rajamanickam, S.: Electrical modeling and simulation for stockpile stewardship. XRDS 19(3), 18\u201322 (2013)","journal-title":"XRDS"},{"key":"9_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"421","DOI":"10.1007\/978-3-642-19328-6_38","volume-title":"High Performance Computing for Computational Science \u2013 VECPAR 2010","author":"I Yamazaki","year":"2011","unstructured":"Yamazaki, I., Li, X.S.: On techniques to improve robustness and scalability of a parallel hybrid linear solver. In: Palma, J.M.L.M., Dayd\u00e9, M., Marques, O., Lopes, J.C. (eds.) VECPAR 2010. LNCS, vol. 6449, pp. 421\u2013434. Springer, Heidelberg (2011)"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing for Computational Science -- VECPAR 2014"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-17353-5_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,15]],"date-time":"2023-02-15T07:26:27Z","timestamp":1676445987000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-17353-5_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319173528","9783319173535"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-17353-5_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"18 April 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}