{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T05:40:07Z","timestamp":1748497207092,"version":"3.41.0"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319200705"},{"type":"electronic","value":"9783319200712"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-20071-2_1","type":"book-chapter","created":{"date-parts":[[2015,7,14]],"date-time":"2015-07-14T07:20:48Z","timestamp":1436858448000},"page":"3-32","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Sizing Digital Circuits Using Convex Optimization Techniques"],"prefix":"10.1007","author":[{"given":"Logan","family":"Rakai","sequence":"first","affiliation":[]},{"given":"Amin","family":"Farshidi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,7,15]]},"reference":[{"key":"1_CR1","doi-asserted-by":"publisher","first-page":"411","DOI":"10.1007\/PL00011380","volume":"88","author":"A Ben-Tal","year":"2000","unstructured":"Ben-Tal, A., Nemirovski, A.: Robust solutions of linear programming problems contaminated with uncertain data. Math. Program. 88, 411\u2013424 (2000)","journal-title":"Math. Program."},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Berkelaar, M., Jess, J.: Gate sizing in MOS digital circuits with linear programming. In: Proceedings of the Conference on European Design Automation, EURO-DAC \u201990, pp. 217\u2013221 (1990)","DOI":"10.1109\/EDAC.1990.136648"},{"key":"1_CR3","unstructured":"Bertsekas, D.: Nonlinear Programming, edn. Athena Scientific (1999)"},{"key":"1_CR4","doi-asserted-by":"publisher","first-page":"464","DOI":"10.1137\/080734510","volume":"53","author":"D Bertsimas","year":"2011","unstructured":"Bertsimas, D., Brown, D., Caramanis, C.: Theory and applications of robust optimization. SIAM Rev. 53, 464\u2013501 (2011)","journal-title":"SIAM Rev."},{"issue":"1","key":"1_CR5","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1007\/s11081-007-9001-7","volume":"8","author":"S Boyd","year":"2007","unstructured":"Boyd, S., Kim, S.J., Vandenberghe, L., Hassibi, A.: A tutorial on geometric programming. Optim. Eng. 8(1), 67\u2013127 (2007)","journal-title":"Optim. Eng."},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Boyd, S., Vandenberghe, L.: Convex Optimization. Cambridge University Press (2004)","DOI":"10.1017\/CBO9780511804441"},{"key":"1_CR7","doi-asserted-by":"publisher","unstructured":"Chinnery, D., Keutzer, K.: Linear programming for sizing, vth and vdd assignment. In: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005. ISLPED \u201905. pp. 149\u2013154 (2005). doi:10.1109\/LPE.2005.195505","DOI":"10.1109\/LPE.2005.195505"},{"issue":"3","key":"1_CR8","doi-asserted-by":"publisher","first-page":"423","DOI":"10.1007\/s10107-005-0597-0","volume":"106","author":"M Dyer","year":"2006","unstructured":"Dyer, M., Stougie, L.: Computational complexity of stochastic programming problems. Math. Program. 106(3), 423\u2013432 (2006)","journal-title":"Math. Program."},{"issue":"1","key":"1_CR9","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1063\/1.1697872","volume":"19","author":"W Elmore","year":"1948","unstructured":"Elmore, W.: The transient response of damped linear networks with particular regard to wideband amplifiers. J. Appl. Phys. 19(1), 55\u201363 (1948)","journal-title":"J. Appl. Phys."},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Farshidi, A., Rakai, L., Behjat, L., Westwick, D.: Optimal gate sizing using a self-tuning multi-objective framework. Integr. VLSI J. 47(3), 347\u2013355 (2014). (Special issue: VLSI for the new era)","DOI":"10.1016\/j.vlsi.2013.10.008"},{"key":"1_CR11","unstructured":"Fishburn, J., Dunlop, A.: TILOS: A posynomial programming approach to transistor sizing. In: Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, pp. 326\u2013328 (1985)"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"Jeong, K., Kahng, A., Yao, H., Rakai, D.: Revisiting the linear programming framework for leakage power vs. performance optimization. In: Quality of Electronic Design, 2009. ISQED 2009. Quality Electronic Design, pp. 127\u2013134 (2009)","DOI":"10.1109\/ISQED.2009.4810282"},{"issue":"9","key":"1_CR13","doi-asserted-by":"publisher","first-page":"2760","DOI":"10.1109\/TCSI.2008.920087","volume":"55","author":"S Joshi","year":"2008","unstructured":"Joshi, S., Boyd, S.: An efficient method for large-scale gate sizing. IEEE Trans. Circuits Syst. I: Regul. Pap. 55(9), 2760\u20132773 (2008)","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Kasamsetty, K., Ketkar, M., Sapatnekar., S.: A new class of convex functions for delay modeling and its application to the transistor sizing problem [CMOS gates]. IEEE Trans. CAD 19(7), 779\u2013788 (2006)","DOI":"10.1109\/43.851993"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Kashfi, F., Hatami, S., Pedram, M.: Multi-objective optimization techniques for VLSI circuits. In: Proceedings of ISQED, pp. 156\u2013163 (2011)","DOI":"10.1109\/ISQED.2011.5770720"},{"issue":"2","key":"1_CR16","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1007\/s00158-004-0465-1","volume":"29","author":"I Kim","year":"2005","unstructured":"Kim, I., de Weck, O.: Adaptive weighted-sum method for bi-objective optimization: Pareto front generation. Struct. Multidiscip. Optim. 29(2), 149\u2013158 (2005)","journal-title":"Struct. Multidiscip. Optim."},{"key":"1_CR17","unstructured":"Luenberger, D.: Theory of Linear and Integer Programming. Springer, Berlin (2003)"},{"issue":"4","key":"1_CR18","doi-asserted-by":"publisher","first-page":"1574","DOI":"10.1137\/070704277","volume":"19","author":"A Nemirovski","year":"2009","unstructured":"Nemirovski, A., Juditsky, A., Lan, G., Shapiro, A.: Robust stochastic approximation approach to stochastic programming. SIAM J. Optim. 19(4), 1574\u20131609 (2009)","journal-title":"SIAM J. Optim."},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"Nguyen, D., Davare, A., Orshansky, M., Chinnery, D., Thompson, B., Keutzer, K.: Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization [logic ic design]. In: Low Power Electronics and Design, 2003. ISLPED \u201903. Proceedings of the 2003 International Symposium on, pp. 158\u2013163 (2003)","DOI":"10.1145\/871506.871545"},{"key":"1_CR20","series-title":"A Constructive Approach","volume-title":"Design for Manufacturability and Statistical Design","author":"M Orshansky","year":"2007","unstructured":"Orshansky, M., Nassif, S., Boning, D.: Design for Manufacturability and Statistical Design. A Constructive Approach. Springer, Berlin (2007)"},{"issue":"4","key":"1_CR21","doi-asserted-by":"publisher","first-page":"532","DOI":"10.1109\/TCAD.2013.2293067","volume":"33","author":"L Rakai","year":"2014","unstructured":"Rakai, L., Farshidi, A., Westwick, D., Behjat, L.: Variation-aware geometric programming models for the clock network buffer sizing problem. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 33(4), 532\u2013545 (2014)","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"1_CR22","doi-asserted-by":"publisher","first-page":"1621","DOI":"10.1109\/43.248073","volume":"12","author":"S Sapatnekar","year":"1993","unstructured":"Sapatnekar, S., Rao, V., Vaidya, P., Kang, S.: An exact solution to the transistor sizing problem for cmos circuits using convex optimization. IEEE Trans. CAD 12, 1621\u20131634 (1993)","journal-title":"IEEE Trans. CAD"},{"issue":"2","key":"1_CR23","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1109\/TCAD.2007.913391","volume":"27","author":"J Singh","year":"2008","unstructured":"Singh, J., Luo, Z., Sapatnekar, S.: A geometric programming-based worst case gate sizing method incorporating spatial correlation. IEEE Trans. Comput.-Aided Design 27(2), 295\u2013308 (2008)","journal-title":"IEEE Trans. Comput.-Aided Design"},{"key":"1_CR24","doi-asserted-by":"crossref","unstructured":"Singh, J., Nookala, V., Luo, Z., Sapatnekar, S.: Robust gate sizing by geometric programming. In: Proceedings of DAC, pp. 315\u2013320 (2005)","DOI":"10.1145\/1065579.1065662"},{"key":"1_CR25","unstructured":"Srivastava, A., Sylvester, D., Blaauw, D.: Statistical Analysis and Optimization for VLSI: Timing and Power. Springer, Berlin (2005)"},{"issue":"1","key":"1_CR26","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/TCAD.2010.2066030","volume":"30","author":"TH Wu","year":"2011","unstructured":"Wu, T.H., Davoodi, A., Linderoth, J.: GRIP: Global routing via integer programming. IEEE Trans. CAD 30(1), 72\u201384 (2011)","journal-title":"IEEE Trans. CAD"}],"container-title":["Computational Intelligence in Digital and Network Designs and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-20071-2_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T04:59:10Z","timestamp":1748494750000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-20071-2_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319200705","9783319200712"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-20071-2_1","relation":{},"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"15 July 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}