{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T19:55:10Z","timestamp":1743105310075,"version":"3.40.3"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319200705"},{"type":"electronic","value":"9783319200712"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-20071-2_6","type":"book-chapter","created":{"date-parts":[[2015,7,14]],"date-time":"2015-07-14T07:20:48Z","timestamp":1436858448000},"page":"159-187","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Applying Operations Research to Design for Test Insertion Problems"],"prefix":"10.1007","author":[{"given":"Yann","family":"Kieffer","sequence":"first","affiliation":[]},{"given":"Lilia","family":"Zaourar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,7,15]]},"reference":[{"key":"6_CR1","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/54.867892","volume":"17","author":"C Aktouf","year":"2000","unstructured":"Aktouf, C., Fleury, H., Robach, C.: Inserting scan at the behavorial level. IEEE Des. Test Comput. 17, 34\u201342 (2000)","journal-title":"IEEE Des. Test Comput."},{"key":"6_CR2","unstructured":"Asaka, T., Bhattacharya, S., Dey, S., Yoshida, M.: H-SCAN+: a practical low-overhead RTL design-for-testability technique for industrial designs. In: Proceedings of ITC (1997)"},{"key":"6_CR3","doi-asserted-by":"publisher","unstructured":"Benso, A., Di Carlo, S., Di Natale, G., Prinetto, P., Lobetti Bodoni, M.: A programmable BIST architecture for clusters of multiple-port srams. In: Proceedings of International Test Conference, pp. 557\u2013566 (2000). doi:10.1109\/TEST.2000.894249","DOI":"10.1109\/TEST.2000.894249"},{"key":"6_CR4","unstructured":"Bhattacharya, S., Dey, S.: H-SCAN: a high level alternative to full-scan testing with reduced area and test application overheads. In: Proceedings of VLSI Test Symposium (1996)"},{"issue":"1","key":"6_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1162\/evco.1995.3.1.1","volume":"3","author":"C Fonseca","year":"1995","unstructured":"Fonseca, C., Fleming, P.: An overview of evolutionary algorithms in multiobjective optimization. Evol. Comput. 3(1), 1\u201316 (1995). doi:10.1162\/evco.1995.3.1.1","journal-title":"Evol. Comput."},{"issue":"2","key":"6_CR6","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1023\/A:1014949727553","volume":"18","author":"Y Huang","year":"2002","unstructured":"Huang, Y., Tsai, C.C., Mukherjee, N., Samman, O., Cheng, W.T., Reddy, S.M.: Synthesis of scan chains for netlist descriptions at RT-level. J. Electron. Test. 18(2), 189\u2013201 (2002)","journal-title":"J. Electron. Test."},{"key":"6_CR7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1451-6","volume-title":"Testing and Testable Design of High-Density Random-Access Memories","author":"P Mazumder","year":"1996","unstructured":"Mazumder, P., Chakraborty, K.: Testing and Testable Design of High-Density Random-Access Memories, vol. 6. Springer, Boston (1996)"},{"key":"6_CR8","doi-asserted-by":"publisher","unstructured":"Miyazaki, M., Yoneda, T., Fujiwara, H.: A memory grouping method for sharing memory BIST logic. In: Asia and South Pacific Conference on Design Automation, 6 p. (2006). doi:10.1109\/ASPDAC.2006.1594763","DOI":"10.1109\/ASPDAC.2006.1594763"},{"key":"6_CR9","unstructured":"Roy, S.: RTL based scan BIST. In: Proceedings of VHDL International User\u2019s Forum (VIUF) (1997)"},{"key":"6_CR10","volume-title":"VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon)","author":"LT Wang","year":"2006","unstructured":"Wang, L.T., Wu, C.W., Wen, X.: VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon). Morgan Kaufmann Publishers Inc., San Francisco (2006)"},{"key":"6_CR11","doi-asserted-by":"publisher","unstructured":"Zaourar, L., Chentoufi, J., Kieffer, Y., Wenzel, A., Grandvaux, F.: A shared BIST optimization methodology for memory test. In: 15th IEEE European Test Symposium (ETS), p. 255 (2010). doi:10.1109\/ETSYM.2010.5512736","DOI":"10.1109\/ETSYM.2010.5512736"},{"key":"6_CR12","doi-asserted-by":"publisher","unstructured":"Zaourar, L., Kieffer, Y., Aktouf, C.: An innovative methodology for scan chain insertion and analysis at RTL. In: 20th Asian Test Symposium (ATS), pp. 66\u201371 (2011). doi:10.1109\/ATS.2011.20","DOI":"10.1109\/ATS.2011.20"},{"key":"6_CR13","doi-asserted-by":"publisher","unstructured":"Zaourar, L., Kieffer, Y., Aktouf, C.: A graph-based approach to optimal scan chain stitching using RTL design descriptions. In: VLSI Design (2012). doi:10.1155\/2012\/312808","DOI":"10.1155\/2012\/312808"},{"key":"6_CR14","doi-asserted-by":"publisher","unstructured":"Zaourar, L., Kieffer, Y., Wenzel, A.: A complete methodology for determining memory BIST optimization under wrappers sharing constraints. In: 3rd Asia Symposium on Quality Electronic Design (ASQED), pp. 46\u201353 (2011). doi:10.1109\/ASQED.2011.6111701","DOI":"10.1109\/ASQED.2011.6111701"},{"key":"6_CR15","doi-asserted-by":"publisher","unstructured":"Zaourar, L., Kieffer, Y., Wenzel, A.: A multi-objective optimization for memory BIST sharing using a genetic algorithm. In: IEEE 17th International On-Line Testing Symposium (IOLTS), pp. 73\u201378 (2011). doi:10.1109\/IOLTS.2011.5993814","DOI":"10.1109\/IOLTS.2011.5993814"},{"key":"6_CR16","doi-asserted-by":"publisher","unstructured":"Zorian, Y.: A distributed BIST control scheme for complex VLSI devices. In: Eleventh Annual IEEE VLSI Test Symposium, Digest of Papers, pp. 4\u20139 (1993). doi:10.1109\/VTEST.1993.313316","DOI":"10.1109\/VTEST.1993.313316"}],"container-title":["Computational Intelligence in Digital and Network Designs and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-20071-2_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,15]],"date-time":"2023-02-15T12:24:10Z","timestamp":1676463850000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-20071-2_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319200705","9783319200712"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-20071-2_6","relation":{},"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"15 July 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}