{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T05:40:01Z","timestamp":1748497201749,"version":"3.41.0"},"publisher-location":"Cham","reference-count":38,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319200705"},{"type":"electronic","value":"9783319200712"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-20071-2_9","type":"book-chapter","created":{"date-parts":[[2015,7,14]],"date-time":"2015-07-14T07:20:48Z","timestamp":1436858448000},"page":"249-269","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["The Impact of Sensitive Inputs on the Reliability of Nanoscale Circuits"],"prefix":"10.1007","author":[{"given":"Usman","family":"Khalid","sequence":"first","affiliation":[]},{"given":"Jahanzeb","family":"Anwer","sequence":"additional","affiliation":[]},{"given":"Nor H.","family":"Hamid","sequence":"additional","affiliation":[]},{"given":"Vijanth S.","family":"Asirvadam","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,7,15]]},"reference":[{"key":"9_CR1","unstructured":"Zhang, K.: Challenges and opportunities in nano-scale VLSI design, International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT). IEEE VLSI-TSA 6(7), 27\u201329 (2005)"},{"key":"9_CR2","doi-asserted-by":"crossref","DOI":"10.1201\/9781439863961","volume-title":"Reliable Computer Systems: Design and Evaluation","author":"DP Siewiorek","year":"1998","unstructured":"Siewiorek, D.P., Swarz, R.S.: Reliable Computer Systems: Design and Evaluation. AK Peters, Natick (1998)"},{"key":"9_CR3","unstructured":"ITRS. International Technology Roadmap for Semiconductors (ITRS). Available via DIALOG. http:\/\/www.itrs.net\/ (2013)"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Stanisavljevic, M.: Optimization of nanoelectronic systems reliability by reducing logic depth. In: Stanisavljevic, M., Schmid, A., Leblebici, Y. (eds.) Fourth International Conference on Nano-Nets, Nano-Net. Lucerne, Switzerland (2009)","DOI":"10.1007\/978-3-642-04850-0_11"},{"key":"9_CR5","unstructured":"Bhaduri, D.: Design and analysis of defect- and dault-tolerant nano-computing systems. Ph.D. dissertation, Virginia Polytechnic Institute and State University, etd-03182007-194734 (2007)"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Khakifirooz, A., Antoniadis, D.A.: MOSFET Performance Scaling\u2014Part II: Future Directions. IEEE Trans. Electron Dev. 55(6), 1401\u20131408 (2008)","DOI":"10.1109\/TED.2008.921026"},{"key":"9_CR7","unstructured":"Rusu, S.: Trends and scaling in VLSI technology scaling towards 100nm (Invited Paper). In: Rusu, S. (eds.) European Solid-State Circuits Conference (ESSCIRC) (2001)"},{"key":"9_CR8","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-8540-5","volume-title":"Robust Computing with Nanoscale Devices: Progresses and Challenges","author":"C Huang","year":"2010","unstructured":"Huang, C.: Robust Computing with Nanoscale Devices: Progresses and Challenges. Springer, New York (2010)"},{"key":"9_CR9","volume-title":"Reliability of Nanoscale Circuits and Systems: Methodologies and Circuit Architectures","author":"M Stanisavljevic","year":"2010","unstructured":"Stanisavljevic, M., Schmid, A., Leblebici, Y.: Reliability of Nanoscale Circuits and Systems: Methodologies and Circuit Architectures. Springer, New York (2010)"},{"key":"9_CR10","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139192255","volume-title":"Nanotechnologies for Future Mobile Devices","author":"T Ryhnen","year":"2010","unstructured":"Ryhnen, T., Uusitalo, M.A., Ikkala, O., Krkkinen, A.: Nanotechnologies for Future Mobile Devices. Springer, Cambridge (2010)"},{"key":"9_CR11","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-3120-4","volume-title":"Complex Phenomena in Nanoscale Systems","author":"G Casati","year":"2009","unstructured":"Casati, G., Matrasulov, D.: Complex Phenomena in Nanoscale Systems. Springer, New York (2009)"},{"key":"9_CR12","volume-title":"Catalyzing Inquiry at the Interface of Computing and Biology","author":"JC Wooley","year":"2005","unstructured":"Wooley, J.C., Lin, H.: Catalyzing Inquiry at the Interface of Computing and Biology. National Academies Press, Washington (2005)"},{"key":"9_CR13","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-74747-7","volume-title":"Emerging Nanotechnologies: Test, Defect-Tolerance and Reliability, Frontiers in Electronic Testing","author":"M Tehranipoor","year":"2008","unstructured":"Tehranipoor, M.: Emerging Nanotechnologies: Test, Defect-Tolerance and Reliability, Frontiers in Electronic Testing, vol. 37. Springer, New York (2008)"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"Bahar, R.I., Mundy, J., Chan, J.: A probabilistic based design methodology for nanoscale computation. In: International Conference on Computer Aided Design (IC- CAD), pp. 480\u2013486 (2003)","DOI":"10.1109\/ICCAD.2003.159727"},{"key":"9_CR15","doi-asserted-by":"crossref","unstructured":"Anwer, J., Khalid, U., Singh, N., Hamid, N.H., Asirvadam, V.S.: A novel error-detection mechanism for digital circuits using Markov random field modelling. In: IEEE International Conference on Computational Intelligence and Communication Networks (CICN), pp. 883\u2013886 (2012)","DOI":"10.1109\/CICN.2012.30"},{"issue":"5","key":"9_CR16","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1109\/MM.2006.96","volume":"26","author":"K Nepal","year":"2006","unstructured":"Nepal, K., Bahar, R.I., Mundy, J., Patterson, W.R., Zaslavsky, A.: MRF reinforcer: a probabilistic element for space redundancy in nanoscale circuits. IEEE Micro, IEEE Comput. Soc. Mag. 26(5), 19\u201327 (2006)","journal-title":"IEEE Micro, IEEE Comput. Soc. Mag."},{"key":"9_CR17","unstructured":"Nepal, K.: Markov random field: in designing reliable nanoscale circuits using principles of Markov random fields. Ph.D. dissertation. Brown University"},{"key":"9_CR18","doi-asserted-by":"crossref","unstructured":"Anwer, J., Khalid, U., Singh, N., Hamid, N.H., Asirvadam, V.S.: Highly noise-tolerant design of digital logic gates using Markov random field modelling. In: International Conference on Electronic Computer Technology (ICECT), pp. 24\u201328 (2010)","DOI":"10.1109\/ICECTECH.2010.5479997"},{"key":"9_CR19","doi-asserted-by":"crossref","unstructured":"Anwer, J., Shaukat, S.F., Khalid, U., Hamid, N.H.: Reliable area index: a novel approach to measure reliability of Markov random field based circuits. In: International Conference on Intelligent and Advanced Systems (ICIAS), pp. 24\u201328 (2012)","DOI":"10.1109\/ICIAS.2012.6306133"},{"key":"9_CR20","doi-asserted-by":"crossref","unstructured":"Anwer, J., Fayyaz, A., Masud, M.M., Shaukat, S.F., Hamid, N.H.: Fault-tolerance and noise modelling in nanoscale circuit design. In: International Symposium on Signals Systems and Electronics (ISSSE), vol. 2, pp. 1\u20134 (2010)","DOI":"10.1109\/ISSSE.2010.5606936"},{"key":"9_CR21","doi-asserted-by":"crossref","unstructured":"Anwer, J., Khalid, U., Singh, N., Hamid, N.H., Asirvadam, V.S.: Joint and marginal probability analyses of Markov random field networks for digital logic circuits. In: International Conference on Intelligent and Advanced Systems (ICIAS), pp. 1\u20134 (2010)","DOI":"10.1109\/ICIAS.2010.5716131"},{"key":"9_CR22","unstructured":"Han, J., Taylor, E., Gao. J., Fortes, J.: Faults, error bounds and reliability of nanoelectronic circuits. In: Proceedings of 16th International Conference on Application-Specific Systems, Architecture and Processors (ASAP), pp. 247\u2013253 (2005)"},{"key":"9_CR23","doi-asserted-by":"crossref","unstructured":"Mohyuddin, N., Pakbaznia, E., Pedram, M.: Probabilistic error propagation in logic circuits using the boolean difference calculus. In: Proceedings of 26th International Conference on Computer Design (ICCD), pp. 7\u201313 (2008)","DOI":"10.1109\/ICCD.2008.4751833"},{"issue":"1","key":"9_CR24","first-page":"7","volume":"13","author":"S Krishnaswamy","year":"2008","unstructured":"Krishnaswamy, S., Viamontes, G.F., Markov, I.L., Hayes, J.P.: Probabilistic transfer matrices in symbolic reliability analysis of logic circuits. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 13(1), 7\u201313 (2008)","journal-title":"ACM Trans. Des. Autom. Electron. Syst. (TODAES)"},{"issue":"1","key":"9_CR25","doi-asserted-by":"publisher","first-page":"5565","DOI":"10.1109\/TVLSI.2008.2003167","volume":"17","author":"T Rejimon","year":"2009","unstructured":"Rejimon, T., Lingasubramanian, K., Bhanja, S.: Probabilistic error modeling for nano-domain logic circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17(1), 5565 (2009)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"6","key":"9_CR26","doi-asserted-by":"publisher","first-page":"1336","DOI":"10.1109\/TC.2012.276","volume":"63","author":"J Han","year":"2014","unstructured":"Han, J., Chen, H., Liang, J., Zhu, P., Yang, Z., Lombardi, F., Lombardi, F.: A stochastic computational approach for accurate and efficient reliability evaluation. IEEE Trans. Comput. 63(6), 1336\u20131350 (2014)","journal-title":"IEEE Trans. Comput."},{"key":"9_CR27","doi-asserted-by":"crossref","unstructured":"Singh, N.S.S., Hamid, N.H., Asirvadam, V.S., Khalid, U., Anwer, J.: Evaluation of circuit reliability based on distribution of different signal input patterns. In: IEEE 8th International Colloquium on Signal Processing and Its Applications (CSPA), pp. 5\u20139 (2012)","DOI":"10.1109\/CSPA.2012.6194679"},{"key":"9_CR28","doi-asserted-by":"crossref","unstructured":"Singh, N.S.S., Hamid, N.H., Asirvadam, V.S., Khalid, U., Anwer, J.: Sensitivity analysis of probability transfer matrix (PTM) on same functionality circuit architectures. In: IEEE 8th International Colloquium on Signal Processing and Its Applications (CSPA), pp. 250\u2013254 (2012)","DOI":"10.1109\/CSPA.2012.6194728"},{"issue":"3","key":"9_CR29","doi-asserted-by":"publisher","first-page":"381","DOI":"10.1109\/TR.2007.903288","volume":"56","author":"C Zhao","year":"2007","unstructured":"Zhao, C., Bai, X., Dey, S.: Evaluating transient error effects in digital nanometer circuits. IEEE Trans. Reliab. 56(3), 381\u2013391 (2007)","journal-title":"IEEE Trans. Reliab."},{"key":"9_CR30","doi-asserted-by":"crossref","unstructured":"Mavis, D.G., Eaton, P.H.: SEU and SET modeling and mitigation in deep submicron technologies. In: IEEE international Reliability Physics Symposium (IRPS), pp. 293\u2013305, 15\u201319 (2007)","DOI":"10.1109\/RELPHY.2007.369907"},{"key":"9_CR31","doi-asserted-by":"crossref","unstructured":"Veeravalli, V.S., Polzer, T., Steininger, A., Schmid, U.: Architecture and design analysis of a digital single-event transient\/upset measurement chip. In: 15th Euromicro Conference on Digital System Design (DSD), pp. 8\u201317, 5\u20138 (2012)","DOI":"10.1109\/DSD.2012.26"},{"issue":"3","key":"9_CR32","doi-asserted-by":"publisher","first-page":"1767","DOI":"10.1109\/TNS.2013.2255624","volume":"60","author":"V Ferlet-Cavrois","year":"2013","unstructured":"Ferlet-Cavrois, V., Massengill, L.W., Gouker, P.: Single event transients in digital CMOS a review. IEEE Trans. Nucl. Sci. 60(3), 1767\u20131790 (2013)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"9_CR33","doi-asserted-by":"crossref","unstructured":"Sulieman, M., Beiu, V.: Design and analysis of SET circuits: using MATLAB modules and SIMON. In: 4th IEEE Conference on Nanotechnology, pp. 618\u2013621, 16\u201319 (2004)","DOI":"10.1109\/NANO.2004.1392438"},{"key":"9_CR34","doi-asserted-by":"crossref","unstructured":"Landau, D.P., Binder, K.: A Guide to Monte Carlo Simulations in Statistical Physics, pp. 384. Cambridge University Press, Cambridge (2009)","DOI":"10.1017\/CBO9780511994944"},{"key":"9_CR35","doi-asserted-by":"crossref","unstructured":"Khalid, U., Anwer, J., Singh, N., Hamid, N.H., Asirvadam, V.S.: Reliability-evaluation of digital circuits using probabilistic computation schemes. In: National Postgraduate Conference (NPC), pp. 19\u201320 (2011)","DOI":"10.1109\/NatPC.2011.6136386"},{"key":"9_CR36","doi-asserted-by":"crossref","unstructured":"Khalid, U., Anwer, J., Singh, N., Hamid, N.H., Asirvadam, V.S.: Computation and analysis of output error probability for C17 benchmark circuit using Bayesian networks error modeling. In: IEEE Student Conference on Research and Development (SCOReD), pp. 348\u2013351 (2011)","DOI":"10.1109\/SCORED.2010.5704037"},{"key":"9_CR37","unstructured":"Khalid, U.: Reliability-evaluation of nanoscale circuit design using Bayesian networks. Masters thesis, Universiti Teknologi Petronas. http:\/\/utpedia.utp.edu.my\/id\/eprint\/3315 (2012)"},{"key":"9_CR38","unstructured":"BNT. Bayes Net Toolbox for Matlab (BNT). Available via DIALOG. http:\/\/code.google.com\/p\/bnt\/ (1997\u20132002). Accessed April 2014"}],"container-title":["Computational Intelligence in Digital and Network Designs and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-20071-2_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T04:59:26Z","timestamp":1748494766000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-20071-2_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319200705","9783319200712"],"references-count":38,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-20071-2_9","relation":{},"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"15 July 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}