{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T07:51:01Z","timestamp":1764402661027,"version":"3.40.3"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319201184"},{"type":"electronic","value":"9783319201191"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-20119-1_29","type":"book-chapter","created":{"date-parts":[[2015,6,19]],"date-time":"2015-06-19T10:36:48Z","timestamp":1434710208000},"page":"409-421","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["A Machine Learning Approach for a Scalable, Energy-Efficient Utility-Based Cache Partitioning"],"prefix":"10.1007","author":[{"given":"Isa Ahmet","family":"Guney","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdullah","family":"Yildiz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ismail Ugur","family":"Bayindir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kemal Cagri","family":"Serdaroglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Utku","family":"Bayik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gurhan","family":"Kucuk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,6,20]]},"reference":[{"key":"29_CR1","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Patt, Y.N.: Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches. In: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 423\u2013432. IEEE Computer Society, Washington, DC (2006)","DOI":"10.1109\/MICRO.2006.49"},{"key":"29_CR2","doi-asserted-by":"crossref","unstructured":"Xie, Y., Loh, G.H.: PIPP: promotion\/insertion pseudo-partitioning of multi-core shared caches. In: SIGARCH Computer Architecture News, pp. 174\u2013183. ACM, New York (2009)","DOI":"10.1145\/1555815.1555778"},{"key":"29_CR3","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Jaleel, A., Patt, Y.N., Steely, S.C., Emer, J.: Adaptive insertion policies for high performance caching. In: Proceedings of the 34th Annual International Symposium on Computer Architecture, pp. 381\u2013391. ACM, New York (2007)","DOI":"10.1145\/1250662.1250709"},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"Jaleel, A., Hasenplaugh, W., Qureshi, M., Sebot, J., Steely, Jr., S., Emer, J.: Adaptive insertion policies for managing shared caches. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, pp. 208\u2013219. ACM, New York (2008)","DOI":"10.1145\/1454115.1454145"},{"key":"29_CR5","doi-asserted-by":"crossref","unstructured":"Sanchez, D., Kozyrakis, C.: Vantage: scalable and efficient fine-grain cache partitioning. In: SIGARCH Computer Architecture News, pp. 57\u201368. ACM, New York (2011)","DOI":"10.1145\/2024723.2000073"},{"key":"29_CR6","doi-asserted-by":"crossref","unstructured":"Wang, R., Chen, L.: Futility scaling: high-associativity cache partitioning. In: 47th IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2014)","DOI":"10.1109\/MICRO.2014.46"},{"key":"29_CR7","doi-asserted-by":"crossref","unstructured":"Choi, S., Yeung, D.: Learning-based SMT processor resource distribution via hill-climbing. In: SIGARCH Computer Architecture News, pp. 239\u2013251. ACM, New York (2006)","DOI":"10.1145\/1150019.1136507"},{"key":"29_CR8","doi-asserted-by":"crossref","unstructured":"Bitirgen, R., Ipek, E., Martinez, J.F.: Coordinated management of multiple interacting resources in chip multiprocessors: a machine learning approach. In: Proceedings of the 41st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 41), pp. 318\u2013329. IEEE, Computer Society, Washington DC (2008)","DOI":"10.1109\/MICRO.2008.4771801"},{"key":"29_CR9","unstructured":"Macsim simulator. http:\/\/code.google.eom\/p\/macsim\/"},{"issue":"4","key":"29_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"J Henning","year":"2006","unstructured":"Henning, J.: SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Archit. News 34(4), 1\u201317 (2006)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"29_CR11","first-page":"1","volume":"7","author":"G Hamerly","year":"2005","unstructured":"Hamerly, G., Perelman, E., Lau, J., Calder, B.: SimPoint 3.0: faster and more flexible program phase analysis. J. Instr. Level Parallelism 7, 1\u201328 (2005)","journal-title":"J. Instr. Level Parallelism"},{"key":"29_CR12","doi-asserted-by":"crossref","unstructured":"Muralimanohar, N., Balasubramonian, R., Jouppi, N.: Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0. In: Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 40), pp. 3\u201314. IEEE Computer Society, Washington, DC (2007)","DOI":"10.1109\/MICRO.2007.33"},{"key":"29_CR13","doi-asserted-by":"crossref","unstructured":"Tran, A.T., Baas, B.M.: Design of an energy-efficient 32-bit adder operating at subthreshold voltages in 45-nm CMOS. In: Third International Conference on Communications and Electronics (ICCE), pp. 87\u201391 (2010)","DOI":"10.1109\/ICCE.2010.5670687"},{"key":"29_CR14","doi-asserted-by":"crossref","unstructured":"Mehmood, N., Hansson, M., Alvandpour, A.: An energy-efficient 32-bit multiplier architecture in 90-nm CMOS. In: IEEE 24th Norchip Conference, pp. 35\u201338 (2006)","DOI":"10.1109\/NORCHP.2006.329239"},{"key":"29_CR15","doi-asserted-by":"crossref","unstructured":"Pham, T.N., Swartzlander, E.E.: Design of Radix 4 SRT dividers for single precision DSP in deep submicron CMOS technology. In: IEEE International Symposium on Signal Processing and Information Technology, pp. 236\u2013241 (2006)","DOI":"10.1109\/ISSPIT.2006.270804"},{"key":"29_CR16","doi-asserted-by":"crossref","unstructured":"Folegnani, D., Gonzalez, A.: Energy-effective issue logic. In: IEEE International Symposium on Computer Architecture, pp. 230\u2013239 (2001)","DOI":"10.1145\/384285.379266"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-20119-1_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,8]],"date-time":"2023-02-08T12:51:47Z","timestamp":1675860707000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-20119-1_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319201184","9783319201191"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-20119-1_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"20 June 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}