{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T23:10:02Z","timestamp":1748560202483,"version":"3.41.0"},"publisher-location":"Cham","reference-count":9,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319202266"},{"type":"electronic","value":"9783319202273"}],"license":[{"start":{"date-parts":[[2015,8,8]],"date-time":"2015-08-08T00:00:00Z","timestamp":1438992000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,8,8]],"date-time":"2015-08-08T00:00:00Z","timestamp":1438992000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-20227-3_13","type":"book-chapter","created":{"date-parts":[[2015,8,7]],"date-time":"2015-08-07T13:36:52Z","timestamp":1438954612000},"page":"99-105","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Framework for Network-On-Chip Comparison Based on OpenSPARC T2 Processor"],"prefix":"10.1007","author":[{"given":"G.","family":"Causapruno","sequence":"first","affiliation":[]},{"given":"A.","family":"Audero","sequence":"additional","affiliation":[]},{"given":"S.","family":"Tota","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ruo Roch","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,8,8]]},"reference":[{"issue":"3","key":"13_CR1","doi-asserted-by":"crossref","first-page":"384","DOI":"10.1109\/TVLSI.2008.2011239","volume":"17","author":"S.V. Tota","year":"2009","unstructured":"Tota, S., Casu, M., Ruo Roch, M., Macchiarulo, L., Zamboni, M.: A case study for NoC-based homogeneous MPSoC architectures. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17, 384\u2013388 (2009)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"13_CR2","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on chips: a new soc paradigm. Computer 35, 70\u201378 (2002)","journal-title":"Computer"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Quaglio, F., Vacca, F., Castellano, C., Tarable, A., Masera, G.: Interconnection framework for high-throughput, flexible ldpc decoders. In: Proceedings Design, Automation and Test in Europe (DATE), vol 2. (2006)","DOI":"10.1109\/DATE.2006.243815"},{"issue":"6","key":"13_CR4","doi-asserted-by":"crossref","first-page":"1441","DOI":"10.1109\/TCSI.2012.2221216","volume":"60","author":"Carlo Condo","year":"2013","unstructured":"Condo, C., Martina, M., Masera, G.: Vlsi implementation of a multi-mode turbo\/ldpc decoder architecture. IEEE Trans. Circuits Syst. 60(I), 1441\u20131454 (2013)","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Tota, S., Casu, M., Ruo Roch, M., Rostagno, L., Zamboni, M.: Medea: a hybrid shared-memory\/message-passing multiprocessor noc-based architecture. In: Design, Automation Test in Europe Conference Exhibition (DATE) pp. 45\u201350 (2010)","DOI":"10.1109\/DATE.2010.5457237"},{"key":"13_CR6","doi-asserted-by":"publisher","first-page":"1025","DOI":"10.1109\/TC.2005.134","volume":"54","author":"P Pande","year":"2005","unstructured":"Pande, P., Grecu, C., Jones, M., Ivanov, A., Saleh, R.: Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Trans. Comput. 54, 1025\u20131040 (2005)","journal-title":"IEEE Trans. Comput."},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Genko, N., Atienza, D., De Micheli, G., Mendias, J., Hermida, R., Catthoor, F.: A complete network-on-chip emulation framework. In: Proceedings Design, Automation and Test in Europe, vol. 1, pp. 246\u2013251 (2005)","DOI":"10.1109\/DATE.2005.5"},{"key":"13_CR8","unstructured":"Parulkar, I., Wood, A., Microsystems, S., Hoe, J.C., Falsafi, B., Adve, S.V., Torrellas, J.: Opensparc: an open platform for hardware reliability experimentation (2008)"},{"issue":"7","key":"13_CR9","doi-asserted-by":"crossref","first-page":"1341","DOI":"10.1109\/TVLSI.2011.2148183","volume":"20","author":"Azzurra Pulimeno","year":"2012","unstructured":"Pulimeno, A., Graziano, M., Piccinini, G.: Udsm trends comparison: from technology roadmap to ultrasparc niagara2. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20, 1341\u20131346 (2012)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}],"container-title":["Lecture Notes in Electrical Engineering","Applications in Electronics Pervading Industry, Environment and Society"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-20227-3_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T22:39:40Z","timestamp":1748558380000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-20227-3_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8,8]]},"ISBN":["9783319202266","9783319202273"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-20227-3_13","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2015,8,8]]},"assertion":[{"value":"8 August 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}