{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T05:29:49Z","timestamp":1743053389270,"version":"3.40.3"},"publisher-location":"Cham","reference-count":24,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319214757"},{"type":"electronic","value":"9783319214764"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-21476-4_6","type":"book-chapter","created":{"date-parts":[[2015,7,16]],"date-time":"2015-07-16T16:08:07Z","timestamp":1437062887000},"page":"81-94","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["Evaluating the Duplication of Dual-Rail Precharge Logics on FPGAs"],"prefix":"10.1007","author":[{"given":"Alexander","family":"Wild","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Moradi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"G\u00fcneysu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,7,17]]},"reference":[{"key":"6_CR1","unstructured":"Side-channel AttacK User Reference Architecture. http:\/\/satoh.cs.uec.ac.jp\/SAKURA\/index.html"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Beckhoff, C., Koch, D., T\u00f8rresen, J.: The Xilinx Design Language (XDL): tutorial and use cases. In: ReCoSoC 2011, pp. 1\u20138. IEEE (2011)","DOI":"10.1109\/ReCoSoC.2011.5981545"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Bhasin, S., Guilley, S., Flament, F., Selmane, N., Danger, J.: Countering early evaluation: an approach towards robust dual-rail precharge logic. In: WESS 2010, pp. 6. ACM (2010)","DOI":"10.1145\/1873548.1873554"},{"key":"6_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"326","DOI":"10.1007\/978-3-662-45608-8_18","volume-title":"Advances in Cryptology \u2013 ASIACRYPT 2014","author":"B Bilgin","year":"2014","unstructured":"Bilgin, B., Gierlichs, B., Nikova, S., Nikov, V., Rijmen, V.: Higher-order threshold implementations. In: Sarkar, P., Iwata, T. (eds.) ASIACRYPT 2014, Part II. LNCS, vol. 8874, pp. 326\u2013343. Springer, Heidelberg (2014)"},{"key":"6_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1007\/11545262_32","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"D Canright","year":"2005","unstructured":"Canright, D.: A very compact s-box for AES. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 441\u2013455. Springer, Heidelberg (2005)"},{"key":"6_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1007\/11894063_20","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"Z Chen","year":"2006","unstructured":"Chen, Z., Zhou, Y.: Dual-rail random switching logic: a countermeasure to reduce side channel leakage. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 242\u2013254. Springer, Heidelberg (2006)"},{"key":"6_CR7","unstructured":"Goodwill, G., Jun, B., Jaffe, J., Rohatgi, P.: A testing methodology for side-channel resistance validation. In: NIST Non-Invasive Attack Testing Workshop (2011)"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"He, W., de la Torre, E., Riesgo, T.: A precharge-absorbed DPL logic for reducing early propagation effects on FPGA implementations. In: ReConFig 2011, pp. 217\u2013222. IEEE Computer Society (2011)","DOI":"10.1109\/ReConFig.2011.3"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"He, W., Otero, A., de la Torre, E., Riesgo, T.: Automatic generation of identical routing pairs for FPGA implemented DPL logic. In: ReConFig 2012, pp. 1\u20136. IEEE Computer Society (2012)","DOI":"10.1109\/ReConFig.2012.6416733"},{"key":"6_CR10","unstructured":"Lavin, C., Padilla, M., Lamprecht, J., Lundrigan, P., Nelson, B., Hutchings, B., Wirthlin, M.: RapidSmith - A Library for Low-level Manipulation of Partially Placed-and-Routed FPGA Designs. Technical report, Brigham Young University, September 2012"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Lomn\u00e9, V., Maurine, P., Torres, L., Robert, M., Soares, R., Calazans, N.: Evaluation on FPGA of triple rail logic robustness against DPA and DEMA. In: DATE 2009, pp. 634\u2013639. IEEE Computer Society (2009)","DOI":"10.1109\/DATE.2009.5090744"},{"key":"6_CR12","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards","author":"S Mangard","year":"2007","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks: Revealing the Secrets of Smart Cards. Springer, Heidelberg (2007)"},{"key":"6_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"562","DOI":"10.1007\/978-3-662-44709-3_31","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2014","author":"A Moradi","year":"2014","unstructured":"Moradi, A.: Side-channel leakage through static power. In: Batina, L., Robshaw, M. (eds.) CHES 2014. LNCS, vol. 8731, pp. 562\u2013579. Springer, Heidelberg (2014)"},{"key":"6_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1007\/978-3-642-14423-3_11","volume-title":"Information, Security and Cryptology \u2013 ICISC 2009","author":"A Moradi","year":"2010","unstructured":"Moradi, A., Eisenbarth, T., Poschmann, A., Paar, C.: Power analysis of single-rail storage elements as used in MDPL. In: Lee, D., Hong, S. (eds.) ICISC 2009. LNCS, vol. 5984, pp. 146\u2013160. Springer, Heidelberg (2010)"},{"key":"6_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"598","DOI":"10.1007\/978-3-662-44709-3_33","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2014","author":"A Moradi","year":"2014","unstructured":"Moradi, A., Immler, V.: Early propagation and imbalanced routing, how to diminish in FPGAs. In: Batina, L., Robshaw, M. (eds.) CHES 2014. LNCS, vol. 8731, pp. 598\u2013615. Springer, Heidelberg (2014)"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Nassar, M., Bhasin, S., Danger, J., Duc, G., Guilley, S.: BCDL: a high speed balanced DPL for FPGA with global precharge and no early evaluation. In: DATE 2010, pp. 849\u2013854. IEEE Computer Society (2010)","DOI":"10.1109\/DATE.2010.5456932"},{"key":"6_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1007\/978-3-540-74735-2_6","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"T Popp","year":"2007","unstructured":"Popp, T., Kirschbaum, M., Zefferer, T., Mangard, S.: Evaluation of the masked logic style MDPL on a prototype chip. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol. 4727, pp. 81\u201394. Springer, Heidelberg (2007)"},{"key":"6_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"172","DOI":"10.1007\/11545262_13","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"T Popp","year":"2005","unstructured":"Popp, T., Mangard, S.: Masked dual-rail pre-charge logic: DPA-resistance without routing constraints. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 172\u2013186. Springer, Heidelberg (2005)"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Sauvage, L., Nassar, M., Guilley, S., Flament, F., Danger, J., Mathieu, Y.: DPL on stratix II FPGA: what to expect?. In: ReConFig 2009, pp. 243\u2013248. IEEE Computer Society (2009)","DOI":"10.1109\/ReConFig.2009.58"},{"key":"6_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1007\/11894063_21","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"D Suzuki","year":"2006","unstructured":"Suzuki, D., Saeki, M.: Security evaluation of DPA countermeasures using dual-rail pre-charge logic style. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 255\u2013269. Springer, Heidelberg (2006)"},{"key":"6_CR21","unstructured":"Tiri, K., Akmal, M., Verbauwhede, I.: A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards. In: ESSCIRC 2002, pp. 403\u2013406 (2002)"},{"key":"6_CR22","unstructured":"Tiri, K., Verbauwhede, I.: A Logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: DATE 2004, pp. 246\u2013251. IEEE Computer Society (2004)"},{"key":"6_CR23","unstructured":"Xilinx: Spartan-6 Libraries Guide for HDL Designs, October 2013"},{"key":"6_CR24","doi-asserted-by":"crossref","unstructured":"Yu, P., Schaumont, P.: Secure FPGA circuits using controlled placement and routing. In: CODES+ISSS 2007, pp. 45\u201350 (2007)","DOI":"10.1145\/1289816.1289831"}],"container-title":["Lecture Notes in Computer Science","Constructive Side-Channel Analysis and Secure Design"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-21476-4_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,21]],"date-time":"2023-02-21T09:47:49Z","timestamp":1676972869000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-21476-4_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319214757","9783319214764"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-21476-4_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"17 July 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}