{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T12:24:43Z","timestamp":1749903883372,"version":"3.41.0"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319216676"},{"type":"electronic","value":"9783319216683"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-21668-3_8","type":"book-chapter","created":{"date-parts":[[2015,7,13]],"date-time":"2015-07-13T15:08:53Z","timestamp":1436800133000},"page":"128-143","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Word-Level Symbolic Trajectory Evaluation"],"prefix":"10.1007","author":[{"given":"Supratik","family":"Chakraborty","sequence":"first","affiliation":[]},{"given":"Zurab","family":"Khasidashvili","sequence":"additional","affiliation":[]},{"given":"Carl-Johan H.","family":"Seger","sequence":"additional","affiliation":[]},{"given":"Rajkumar","family":"Gajavelly","sequence":"additional","affiliation":[]},{"given":"Tanmay","family":"Haldankar","sequence":"additional","affiliation":[]},{"given":"Dinesh","family":"Chhatani","sequence":"additional","affiliation":[]},{"given":"Rakesh","family":"Mistry","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,7,14]]},"reference":[{"key":"8_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1007\/978-3-642-00768-2_16","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"R Brummayer","year":"2009","unstructured":"Brummayer, R., Biere, A.: Boolector: An efficient SMT solver for bit-vectors and arrays. In: Kowalewski, S., Philippou, A. (eds.) TACAS 2009. LNCS, vol. 5505, pp. 174\u2013177. Springer, Heidelberg (2009)"},{"key":"8_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1007\/BFb0023717","volume-title":"Computer-Aided Verification","author":"RE Bryant","year":"1990","unstructured":"Bryant, R.E., Seger, C.-J.H.: Formal verification of digital circuits using symbolic ternary system models. In: Clarke, E.M., Kurshan, R.P. (eds.) CAV 1990. LNCS, vol. 531, pp. 33\u201343. Springer, London (1990)"},{"key":"8_CR3","unstructured":"Chakraborty, S., Khasidashvili, Z., Seger, C-J. H., Gajavelly, R., Haldankar, T., Chhatani, D., Mistry, R.: Word-level symbolic trajectory evaluation. CoRR, Identifier: arXiv:1505.07916 [cs.LO], 2015. ( http:\/\/www.arxiv.org\/abs\/1505.07916 )"},{"key":"8_CR4","first-page":"995","volume-title":"Hanbook of Theoretical Computer Science","author":"EA Emerson","year":"1995","unstructured":"Emerson, E.A.: Temporal and modal logic. In: van Leeuwen, J. (ed.) Hanbook of Theoretical Computer Science, pp. 995\u20131072. Elsevier, Amsterdam (1995)"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Johannsen, P.: Reducing bitvector satisfiability problems to scale down design sizes for RTL property checking. In: Proceedings of HLDVT, pp. 123\u2013128 (2001)","DOI":"10.1109\/HLDVT.2001.972818"},{"issue":"4","key":"8_CR6","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/54.936245","volume":"18","author":"RB Jones","year":"2001","unstructured":"Jones, R.B., O\u2019Leary, J.W., Seger, C.-J.H., Aagaard, M., Melham, T.F.: Practical formal verification in microprocessor design. IEEE Des. Test Comput. 18(4), 16\u201325 (2001)","journal-title":"IEEE Des. Test Comput."},{"key":"8_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1007\/978-3-642-02658-4_32","volume-title":"Computer Aided Verification","author":"R Kaivola","year":"2009","unstructured":"Kaivola, R., Ghughal, R., Narasimhan, N., Telfer, A., Whittemore, J., Pandav, S., Slobodov\u00e1, A., Taylor, C., Frolov, V., Reeber, E., Naik, A.: Replacing testing with formal verification in Intel Core $$^{{\\rm TM}}$$ i7 processor execution engine validation. In: Bouajjani, A., Maler, O. (eds.) CAV 2009. LNCS, vol. 5643, pp. 414\u2013429. Springer, Heidelberg (2009)"},{"key":"8_CR8","unstructured":"KiranKumar, V.M.A., Gupta, A., Ghughal, R.: Symbolic trajectory evaluation: The primary validation vehicle for next generation Intel $$\\textregistered $$ processor graphics FPU. In Proceedings of FMCAD, pp. 149\u2013156 (2012)"},{"key":"8_CR9","first-page":"485","volume":"3","author":"HS Malvar","year":"2004","unstructured":"Malvar, H.S., Li-Wei, H., Cutler, R.: High-quality linear interpolation for demosaicing of Bayer-patterned color images. Proceedings of ICASSP 3, 485\u2013488 (2004)","journal-title":"Proceedings of ICASSP"},{"key":"8_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"238","DOI":"10.1007\/11560548_19","volume-title":"Correct Hardware Design and Verification Methods","author":"J-W Roorda","year":"2005","unstructured":"Roorda, J.-W., Claessen, K.: A new SAT-based algorithm for symbolic trajectory evaluation. In: Borrione, D., Paul, W. (eds.) CHARME 2005. LNCS, vol. 3725, pp. 238\u2013253. Springer, Heidelberg (2005)"},{"issue":"2","key":"8_CR11","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1007\/BF01383966","volume":"6","author":"C-JH Seger","year":"1995","unstructured":"Seger, C.-J.H., Bryant, R.E.: Formal verification by symbolic evaluation of partially-ordered trajectories. Formal Methods Syst. Des. 6(2), 147\u2013189 (1995)","journal-title":"Formal Methods Syst. Des."},{"issue":"9","key":"8_CR12","doi-asserted-by":"publisher","first-page":"1381","DOI":"10.1109\/TCAD.2005.850814","volume":"24","author":"C-JH Seger","year":"2005","unstructured":"Seger, C.-J.H., Jones, R.B., O\u2019Leary, J.W., Melham, T.F., Aagaard, M., Barrett, C., Syme, D.: An industrially effective environment for formal hardware verification. IEEE Trans. CAD Integr. Circuits Syst. 24(9), 1381\u20131405 (2005)","journal-title":"IEEE Trans. CAD Integr. Circuits Syst."},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Stump, A., Barrett, C.W., Dill, D.L.: A decision procedure for an extensional theory of arrays. In: Proceedings of LICS, pp. 29\u201337. IEEE Computer Society (2001)","DOI":"10.1109\/LICS.2001.932480"}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-21668-3_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T04:46:01Z","timestamp":1748493961000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-21668-3_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319216676","9783319216683"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-21668-3_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"14 July 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}