{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T08:08:17Z","timestamp":1761293297483,"version":"3.41.0"},"publisher-location":"Cham","reference-count":17,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319219080"},{"type":"electronic","value":"9783319219097"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-21909-7_34","type":"book-chapter","created":{"date-parts":[[2015,7,24]],"date-time":"2015-07-24T06:16:04Z","timestamp":1437718564000},"page":"338-348","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Optimal Dynamic Data Layouts for 2D FFT on 3D Memory Integrated FPGA"],"prefix":"10.1007","author":[{"given":"Ren","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shreyas G.","family":"Singapura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,7,25]]},"reference":[{"key":"34_CR1","unstructured":"Virtex-7 FPGA Family. http:\/\/www.xilinx.com\/products\/virtex7"},{"key":"34_CR2","doi-asserted-by":"crossref","unstructured":"Akin, B., Milder, P., Franchetti, F., Hoe, J.: Memory bandwidth efficient two-dimensional fast fourier transform algorithm and implementation for large problem sizes. In: 20th International Symposium on Field-Programmable Custom Computing Machines, pp. 188\u2013191. IEEE, April 2012","DOI":"10.1109\/FCCM.2012.40"},{"key":"34_CR3","doi-asserted-by":"crossref","unstructured":"Chen, R., Park, N., Prasanna, V.K.: High throughput energy efficient parallel FFT architecture on FPGAs. In: IEEE High Performance Extreme Computing Conference (HPEC), pp. 1\u20136. IEEE (2013)","DOI":"10.1109\/HPEC.2013.6670343"},{"key":"34_CR4","doi-asserted-by":"crossref","unstructured":"Chen, R., Prasanna, V.K.: Energy-efficient architecture for stride permutation on streaming data. In: International Conference on Reconfigurable Computing and FPGAs, pp. 1\u20137 (2013)","DOI":"10.1109\/ReConFig.2013.6732285"},{"key":"34_CR5","doi-asserted-by":"crossref","unstructured":"Chen, R., Prasanna, V.K.: Energy efficient parameterized FFT architecture. In: International Conference on Field-programmable Logic and Application. pp. 1\u20137. IEEE (2013)","DOI":"10.1109\/FPL.2013.6645545"},{"key":"34_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1007\/978-3-319-16214-0_30","volume-title":"Applied Reconfigurable Computing","author":"R Chen","year":"2015","unstructured":"Chen, R., Prasanna, V.K.: DRAM row activation energy optimization for stride memory access on FPGA-based systems. In: Sano, K., Soudris, D., H\u00fcbner, M., Diniz, P.C. (eds.) Applied Reconfigurable Computing. LNCS, vol. 9040, pp. 349\u2013356. Springer, Switzerland (2015)"},{"key":"34_CR7","doi-asserted-by":"crossref","unstructured":"Chen, R., Prasanna, V.K.: Energy and memory efficient bitonic sorting on FPGA. In: International Symposium on Field-Programmable Gate Arrays, pp. 45\u201354. ACM\/SIGDA (2015)","DOI":"10.1145\/2684746.2689068"},{"key":"34_CR8","doi-asserted-by":"crossref","unstructured":"Gadfort, P., Dasu, A., Akoglu, A., Leow, Y.K., Fritze, M.: A power efficient reconfigurable system-in-stack: 3D integration of accelerators, FPGAs, and DRAM. In: International Conference on System-on-Chip Conference (SOCC), pp. 11\u201316. IEEE (2014)","DOI":"10.1109\/SOCC.2014.6948892"},{"key":"34_CR9","unstructured":"Hybrid Memory Cube Consortium: Hybrid Memory Cube Specification. http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/HMC_Specification%201_0.pdf"},{"key":"34_CR10","doi-asserted-by":"crossref","unstructured":"Kim, J.S., Yu, C.L., Deng, L., Kestur, S., Narayanan, V., Chakrabarti, C.: FPGA architecture for 2D discrete fourier transform based on 2D decomposition for large-sized data. In: IEEE Workshop on Signal Processing Systems, pp. 121\u2013126. IEEE, October 2009","DOI":"10.1109\/SIPS.2009.5336236"},{"key":"34_CR11","doi-asserted-by":"crossref","unstructured":"Langemeyer, S., Pirsch, P., Blume, H.: Using SDRAMs for two-dimensional accesses of long $$2^{n}\\times 2^{m}$$-point FFTs and transposing. In: International Conference on Embedded Computer Systems (SAMOS), pp. 242\u2013248. IEEE, July 2011","DOI":"10.1109\/SAMOS.2011.6045467"},{"issue":"7","key":"34_CR12","doi-asserted-by":"publisher","first-page":"2120","DOI":"10.1109\/TSP.2004.828946","volume":"52","author":"N Park","year":"2004","unstructured":"Park, N., Prasanna, V.: Dynamic data layouts for cache-conscious implementation of a class of signal transforms. IEEE Trans. Signal Process. 52(7), 2120\u20132134 (2004)","journal-title":"IEEE Trans. Signal Process."},{"key":"34_CR13","doi-asserted-by":"crossref","unstructured":"Singapura, S.G., Panangadan, A., Prasanna, V.K.: Performance modeling of matrix multiplication on 3D memory integrated FPGA. In: 22nd Reconfigurable Architectures Workshop, IPDPDS. IEEE (2015) (to appear)","DOI":"10.1109\/IPDPSW.2015.133"},{"key":"34_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"443","DOI":"10.1007\/978-3-319-16214-0_41","volume-title":"Applied Reconfigurable Computing","author":"SG Singapura","year":"2015","unstructured":"Singapura, S.G., Panangadan, A., Prasanna, V.K.: Towards performance modeling of 3D memory integrated FPGA architectures. In: Sano, K., Soudris, D., H\u00fcbner, M., Diniz, P.C. (eds.) Applied Reconfigurable Computing. LNCS, vol. 9040, pp. 443\u2013450. Springer, Switzerland (2015)"},{"key":"34_CR15","doi-asserted-by":"crossref","unstructured":"Wang, W., Duan, B., Zhang, C., Zhang, P., Sun, N.: Accelerating 2D FFT with non-power-of-two problem size on FPGA. In: International Conference on Reconfigurable Computing and FPGAs, pp. 208\u2013213. IEEE, December 2010","DOI":"10.1109\/ReConFig.2010.13"},{"issue":"9","key":"34_CR16","doi-asserted-by":"publisher","first-page":"1415","DOI":"10.1109\/29.31295","volume":"37","author":"H Wu","year":"1989","unstructured":"Wu, H., Paoloni, F.: The structure of vector radix fast fourier transforms. IEEE Trans. Acoust. Speech Signal Process. 37(9), 1415\u20131424 (1989)","journal-title":"IEEE Trans. Acoust. Speech Signal Process."},{"key":"34_CR17","doi-asserted-by":"crossref","unstructured":"Zhu, Q., Akin, B., Sumbul, H.E., Sadi, F., Hoe, J.C., Pileggi, L., Franchetti, F.: A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing. In: IEEE International Conference on 3D Systems Integration Conference (3DIC). pp. 1\u20137. IEEE (2013)","DOI":"10.1109\/3DIC.2013.6702348"}],"container-title":["Lecture Notes in Computer Science","Parallel Computing Technologies"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-21909-7_34","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T16:58:53Z","timestamp":1748537933000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-21909-7_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319219080","9783319219097"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-21909-7_34","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"25 July 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}