{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:17:13Z","timestamp":1743041833507,"version":"3.40.3"},"publisher-location":"Cham","reference-count":14,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319219080"},{"type":"electronic","value":"9783319219097"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-21909-7_46","type":"book-chapter","created":{"date-parts":[[2015,7,24]],"date-time":"2015-07-24T06:16:04Z","timestamp":1437718564000},"page":"474-485","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Automatic High-level Programs Mapping onto Programmable Architectures"],"prefix":"10.1007","author":[{"given":"Boris","family":"Ya. Steinberg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Denis","family":"V. Dubrov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yury","family":"Mikhailuts","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander S.","family":"Roshal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roman B.","family":"Steinberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,7,25]]},"reference":[{"key":"46_CR1","unstructured":"Affine transformations for optimizing parallelism and locality. http:\/\/suif.stanford.edu\/research\/affine.html. Accessed: 13 February 2015"},{"issue":"9","key":"46_CR2","doi-asserted-by":"publisher","first-page":"474","DOI":"10.1016\/j.sysarc.2010.07.001","volume":"56","author":"Y Ben-Asher","year":"2010","unstructured":"Ben-Asher, Y., Rotem, N., Shochat, E.: Finding the best compromise in compiling compound loops to Verilog. J. Syst. Archit. 56(9), 474\u2013486 (2010). http:\/\/dx.doi.org\/10.1016\/j.sysarc.2010.07.001","journal-title":"J. Syst. Archit."},{"key":"46_CR3","unstructured":"Bondalapati, K.: Modeling and mapping for dynamically reconfigurable hybrid architecture. Ph.D. thesis, University of Southern California, August 2001"},{"key":"46_CR4","doi-asserted-by":"crossref","unstructured":"Boulytchev, D., Medvedev, O.: Hardware description language based on message passing and implicit pipelining. In: Design Test Symposium (EWDTS), 2010 East-West, pp. 438\u2013441, September 2010. http:\/\/dx.doi.org\/10.1109\/EWDTS.2010.5742095","DOI":"10.1109\/EWDTS.2010.5742095"},{"key":"46_CR5","doi-asserted-by":"crossref","unstructured":"Cardoso, J.M.P., Diniz, P.C.: Compilation Techniques for Reconfigurable Architectures. Springer, US (2009). http:\/\/dx.doi.org\/10.1007\/978-0-387-09671-1","DOI":"10.1007\/978-0-387-09671-1"},{"key":"46_CR6","doi-asserted-by":"crossref","unstructured":"Dubrov, D., Roshal, A.: Generating Pipeline integrated circuits using C2HDL converter. In: East-West Design and Test Symposium, pp. 1\u20134, September 2013. http:\/\/dx.doi.org\/10.1109\/EWDTS.2013.6673108","DOI":"10.1109\/EWDTS.2013.6673108"},{"key":"46_CR7","doi-asserted-by":"crossref","unstructured":"Esko, O., J\u00e4\u00e4skel\u00e4inen, P., Huerta, P., de La Lama, C.S., Takala, J., Martinez, J.I.: Customized exposed datapath soft-core design flow with compiler support. In: Proceedings of the 2010 International Conference on Field Programmable Logic and Applications, FPL 2010, pp. 217\u2013222. IEEE Computer Society, Washington, DC (2010). http:\/\/dx.doi.org\/10.1109\/FPL.2010.51","DOI":"10.1109\/FPL.2010.51"},{"key":"46_CR8","doi-asserted-by":"crossref","unstructured":"Feautrier, P.: Parametric integer programming. RAIRO Recherche Op\u00e9rationnelle 22, 243\u2013268 (1988)","DOI":"10.1051\/ro\/1988220302431"},{"key":"46_CR9","doi-asserted-by":"crossref","unstructured":"Gokhale, M., Graham, P.S.: Reconfigurable Computing. Accelerating Computation with Field-Programmable Gate Arrays. Springer US (2005). http:\/\/dx.doi.org\/10.1007\/b136834","DOI":"10.1007\/b136834"},{"issue":"5\u20136","key":"46_CR10","doi-asserted-by":"publisher","first-page":"361","DOI":"10.1007\/s10766-010-0139-0","volume":"38","author":"C Liao","year":"2010","unstructured":"Liao, C., Quinlan, D.J., Willcock, J.J., Panas, T.: Semantic-aware automatic parallelization of modern applications using high-level abstractions. Int. J. Parallel Program. 38(5\u20136), 361\u2013378 (2010). http:\/\/dx.doi.org\/10.1007\/s10766-010-0139-0","journal-title":"Int. J. Parallel Program."},{"issue":"3","key":"46_CR11","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1134\/S0361768810030060","volume":"36","author":"RB Steinberg","year":"2010","unstructured":"Steinberg, R.B.: Mapping loop nests to multipipelined architecture. Program. Comput. Softw. 36(3), 177\u2013185 (2010). http:\/\/dx.doi.org\/10.1134\/S0361768810030060","journal-title":"Program. Comput. Softw."},{"issue":"3","key":"46_CR12","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/MC.2007.107","volume":"40","author":"JL Tripp","year":"2007","unstructured":"Tripp, J.L., Gokhale, M.B., Peterson, K.D.: Trident: from high-level language to hardware circuitry. Computer 40(3), 28\u201337 (2007). http:\/\/dx.doi.org\/10.1109\/MC.2007.107","journal-title":"Computer"},{"issue":"3","key":"46_CR13","doi-asserted-by":"publisher","first-page":"449","DOI":"10.1007\/s10559-013-9528-x","volume":"49","author":"MS Yadzhak","year":"2013","unstructured":"Yadzhak, M.S., Tyutyunnyk, M.I.: An optimal algorithm to solve digital filtering problem with the use of adaptive smoothing. Cybern. Syst. Anal. 49(3), 449\u2013456 (2013). http:\/\/dx.doi.org\/10.1007\/s10559-013-9528-x","journal-title":"Cybern. Syst. Anal."},{"key":"46_CR14","doi-asserted-by":"crossref","unstructured":"Zhang, J., Zhang, Z., Zhou, S., Tan, M., Liu, X., Cheng, X., Cong, J.: Bit-level optimization for high-level synthesis and FPGA-based acceleration. In: Proceedings of the 18th Annual ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2010, pp. 59\u201368. ACM, New York (2010). http:\/\/doi.acm.org\/10.1145\/1723112.1723124","DOI":"10.1145\/1723112.1723124"}],"container-title":["Lecture Notes in Computer Science","Parallel Computing Technologies"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-21909-7_46","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,21]],"date-time":"2023-02-21T05:49:48Z","timestamp":1676958588000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-21909-7_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319219080","9783319219097"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-21909-7_46","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"25 July 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}