{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T04:11:41Z","timestamp":1748578301281,"version":"3.41.0"},"publisher-location":"Cham","reference-count":28,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319232157"},{"type":"electronic","value":"9783319232164"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-23216-4_1","type":"book-chapter","created":{"date-parts":[[2015,8,14]],"date-time":"2015-08-14T01:20:05Z","timestamp":1439515205000},"page":"1-17","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Improving Memory Access Performance of In-Memory Key-Value Store Using Data Prefetching Techniques"],"prefix":"10.1007","author":[{"given":"PengFei","family":"Zhu","sequence":"first","affiliation":[]},{"given":"GuangYu","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Peng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"MingYu","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,8,15]]},"reference":[{"key":"1_CR1","unstructured":"Intel 64 and IA-32 Architectures Software Developers Manuals. www.intel.com\/products\/processor\/manuals"},{"key":"1_CR2","unstructured":"Memcached. http:\/\/memcached.org\/"},{"key":"1_CR3","unstructured":"Redis. http:\/\/redis.io\/"},{"issue":"4","key":"1_CR4","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1145\/1978915.1978919","volume":"39","author":"R Cattell","year":"2011","unstructured":"Cattell, R.: Scalable SQLA and NoSQL data stores. SIGMOD Rec. 39(4), 12\u201327 (2011)","journal-title":"SIGMOD Rec."},{"issue":"2","key":"1_CR5","doi-asserted-by":"publisher","first-page":"4:1","DOI":"10.1145\/1365815.1365816","volume":"26","author":"F Chang","year":"2008","unstructured":"Chang, F., Dean, J., Ghemawat, S., Hsieh, W.C., Wallach, D.A., Burrows, M., Chandra, T., Fikes, A., Gruber, R.E.: Bigtable: a distributed storage system for structured data. ACM Trans. Comput. Syst. 26(2), 4:1\u20134:26 (2008)","journal-title":"ACM Trans. Comput. Syst."},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Cooper, B.F., Silberstein, A., Tam, E., Ramakrishnan, R., Sears, R.: Benchmarking cloud serving systems with YCSB. In: Proceedings of the 1st ACM Symposium on Cloud Computing, pp. 143\u2013154. ACM (2010)","DOI":"10.1145\/1807128.1807152"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"DeCandia, G., Hastorun, D., Jampani, M., Kakulapati, G., Lakshman, A., Pilchin, A., Sivasubramanian, S., Vosshall, P., Vogels, W.: Dynamo: Amazon\u2019s highly available key-value store. In: Proceedings of the 21st ACM Symposium on Operating Systems Principles, SOSP 2007, pp. 205\u2013220. ACM, New York (2007)","DOI":"10.1145\/1323293.1294281"},{"key":"1_CR8","unstructured":"Fan, B., Andersen, D.G., Kaminsky, M.: MemC3: compact and concurrent memcache with dumber caching and smarter hashing. In: Proceedings of the 10th USENIX Conference on Networked Systems Design and Implementation, NSDI 2013, pp. 371\u2013384. USENIX Association, Berkeley (2013)"},{"issue":"1","key":"1_CR9","doi-asserted-by":"publisher","first-page":"4:1","DOI":"10.1145\/2588889","volume":"1","author":"V Jim\u00e9nez","year":"2014","unstructured":"Jim\u00e9nez, V., Cazorla, F.J., Gioiosa, R., Buyuktosunoglu, A., Bose, P., O\u2019Connell, F.P., Mealey, B.G.: Adaptive prefetching on POWER7: improving performance and power consumption. ACM Trans. Parallel Comput. 1(1), 4:1\u20134:25 (2014)","journal-title":"ACM Trans. Parallel Comput."},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Kocberber, O., Grot, B., Picorel, J., Falsafi, B., Lim, K., Ranganathan, P.: Meet the walkers: accelerating index traversals for in-memory databases. In: Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 46, pp. 468\u2013479. ACM, New York (2013)","DOI":"10.1145\/2540708.2540748"},{"issue":"2","key":"1_CR11","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1145\/1773912.1773922","volume":"44","author":"A Lakshman","year":"2010","unstructured":"Lakshman, A., Malik, P.: Cassandra: a decentralized structured storage system. SIGOPS Oper. Syst. Rev. 44(2), 35\u201340 (2010)","journal-title":"SIGOPS Oper. Syst. Rev."},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"Lee, C.J., Mutlu, O., Narasiman, V., Patt, Y.N.: Prefetch-aware DRAM controllers. In: Proceedings of the 41st Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 41, pp. 200\u2013209. IEEE Computer Society, Washington, DC (2008)","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"Lee, C.J., Narasiman, V., Mutlu, O., Patt, Y.N.: Improving memory bank-level parallelism in the presence of prefetching. In: Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 42, pp. 327\u2013336. ACM, New York (2009)","DOI":"10.1145\/1669112.1669155"},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Liao, S.w., Hung, T.H., Nguyen, D., Chou, C., Tu, C., Zhou, H.: Machine learning-based prefetch optimization for data center applications. In: Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, SC 2009, pp. 56:1\u201356:10. ACM, New York (2009)","DOI":"10.1145\/1654059.1654116"},{"key":"1_CR15","unstructured":"Lim, H., Han, D., Andersen, D.G., Kaminsky, M.: MICA: a holistic approach to fast in-memory key-value storage. In: 11th USENIX Symposium on Networked Systems Design and Implementation, NSDI 2014, pp. 429\u2013444. USENIX Association, Seattle (2014)"},{"issue":"6","key":"1_CR16","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1007\/s12599-011-0188-y","volume":"3","author":"PDP Loos","year":"2011","unstructured":"Loos, P.D.P., Lechtenbrger, J., Vossen, G., Zeier, A., Krger, J., Mller, J., Lehner, W., Kossmann, D., Fabian, B., Gnther, O., Winter, R.: In-memory databases in business information systems. Bus. Inf. Syst. Eng. 3(6), 389\u2013395 (2011)","journal-title":"Bus. Inf. Syst. Eng."},{"key":"1_CR17","doi-asserted-by":"crossref","unstructured":"Luk, C.K., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V.J., Hazelwood, K.: Pin: building customized program analysis tools with dynamic instrumentation. In: ACM Sigplan Notices, vol. 40, pp. 190\u2013200. ACM (2005)","DOI":"10.1145\/1064978.1065034"},{"key":"1_CR18","unstructured":"Nishtala, R., Fugal, H., Grimm, S., Kwiatkowski, M., Lee, H., Li, H.C., McElroy, R., Paleczny, M., Peek, D., Saab, P., Stafford, D., Tung, T., Venkataramani, V.: Scaling memcache at Facebook. In: Presented as part of the 10th USENIX Symposium on Networked Systems Design and Implementation, NSDI 2013, pp. 385\u2013398. USENIX, Lombard (2013)"},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"Ortega, D., Ayguad\u00e9, E., Baer, J.L., Valero, M.: Cost-effective compiler directed memory prefetching and bypassing. In: Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, PACT 2002, pp. 189\u2013198. IEEE Computer Society, Washington, DC (2002)","DOI":"10.1109\/PACT.2002.1106017"},{"key":"1_CR20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29575-1","volume-title":"In-memory Data Management: Technology and Applications","author":"H Plattner","year":"2012","unstructured":"Plattner, H., Zeier, A.: In-memory Data Management: Technology and Applications. Springer Science & Business Media, Heidelberg (2012)"},{"issue":"1","key":"1_CR21","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/L-CA.2011.4","volume":"10","author":"P Rosenfeld","year":"2011","unstructured":"Rosenfeld, P., Cooper-Balis, E., Jacob, B.: DRAMSim2: a cycle accurate memory system simulator. Comput. Archit. Lett. 10(1), 16\u201319 (2011)","journal-title":"Comput. Archit. Lett."},{"key":"1_CR22","unstructured":"Rumble, S.M., Kejriwal, A., Ousterhout, J.K.: Log-structured memory for DRAM-based storage. In: Schroeder, B., Thereska, E. (eds.) Proceedings of the 12th USENIX Conference on File and Storage Technologies, FAST 2014, Santa Clara, CA, USA, 17\u201320 February 2014. pp. 1\u201316. USENIX (2014)"},{"issue":"3","key":"1_CR23","doi-asserted-by":"publisher","first-page":"1:1","DOI":"10.1147\/JRD.2011.2127330","volume":"55","author":"B Sinharoy","year":"2011","unstructured":"Sinharoy, B., Kalla, R., Starke, W.J., Le, H.Q., Cargnoni, R., Van Norstrand, J.A., Ronchetti, B.J., Stuecheli, J., Leenstra, J., Guthrie, G.L., Nguyen, D.Q., Blaner, B., Marino, C.F., Retter, E., Williams, P.: IBM POWER7 multicore server processor. IBM J. Res. Dev. 55(3), 1:1\u20131:29 (2011)","journal-title":"IBM J. Res. Dev."},{"key":"1_CR24","unstructured":"Stuecheli, J.: Next Generation POWER microprocessor. http:\/\/www.hotchips.org\/archives\/2010s\/hc25\/"},{"key":"1_CR25","doi-asserted-by":"crossref","unstructured":"Wu, C.J., Jaleel, A., Martonosi, M., Steely, Jr., S.C., Emer, J.: PACMan: prefetch-aware cache management for high performance caching. In: Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 44, pp. 442\u2013453. ACM, New York (2011)","DOI":"10.1145\/2155620.2155672"},{"key":"1_CR26","doi-asserted-by":"crossref","unstructured":"Wu, Y.: Efficient discovery of regular stride patterns in irregular programs and its use in compiler prefetching. In: Proceedings of the ACM SIGPLAN 2002 Conference on Programming Language Design and Implementation, PLDI 2002, pp. 210\u2013221. ACM, New York (2002)","DOI":"10.1145\/512529.512555"},{"key":"1_CR27","doi-asserted-by":"crossref","unstructured":"Yedlapalli, P., Kotra, J., Kultursay, E., Kandemir, M., Das, C.R., Sivasubramaniam, A.: Meeting midway: improving CMP performance with memory-side prefetching. In: Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, PACT 2013, pp. 289\u2013298. IEEE Press, Piscataway (2013)","DOI":"10.1109\/PACT.2013.6618818"},{"issue":"5","key":"1_CR28","doi-asserted-by":"publisher","first-page":"451","DOI":"10.1016\/j.micpro.2014.03.010","volume":"38","author":"C Zhao","year":"2014","unstructured":"Zhao, C., Mei, K., Zheng, N.: Design of write merging and read prefetching buffer in DRAM controller for embedded processor. Microprocess. Microsyst. 38(5), 451\u2013457 (2014)","journal-title":"Microprocess. Microsyst."}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-23216-4_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T00:16:24Z","timestamp":1748564184000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-23216-4_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319232157","9783319232164"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-23216-4_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"15 August 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}