{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T00:40:02Z","timestamp":1748565602276,"version":"3.41.0"},"publisher-location":"Cham","reference-count":28,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319232157"},{"type":"electronic","value":"9783319232164"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-23216-4_4","type":"book-chapter","created":{"date-parts":[[2015,8,14]],"date-time":"2015-08-14T01:20:05Z","timestamp":1439515205000},"page":"45-59","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Stable Matching Scheduler for Single-ISA Heterogeneous Multi-core Processors"],"prefix":"10.1007","author":[{"given":"Lei","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaoli","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chao","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Longbing","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junhua","family":"Xiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,8,15]]},"reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Sair, S., Calder, B.: Phase tracking and prediction. In: the 30th Annual International Symposium on Computer Architecture (ISCA2003), pp. 336\u2013347. ACM, New York (2003)","DOI":"10.1145\/859618.859657"},{"key":"4_CR2","unstructured":"big.LITTLE processing with ARM Cortex-A15 & Cortex-A7: Improving energy efficiency in high-performance mobile paltform. http:\/\/www.arm.com\/files\/downloads\/big_LITTLE_Final_Final.pdf"},{"key":"4_CR3","unstructured":"Variable SMP a multi-core CPU architecture for low power and high performance. http:\/\/www.nvidia.com\/content\/PDF\/tegra_white_papers\/Variable-SMP-A-Multi-Core-CPU-Architecture-for-Low-Power-and-High-Performance-v1.1.pdf"},{"key":"4_CR4","unstructured":"The future is fusion: The industry-changing impact of accelerated computing. http:\/\/sites.amd.com\/us\/Documents\/AMD_fusion_Whitepaper.pdf"},{"issue":"4","key":"4_CR5","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1147\/rd.494.0589","volume":"49","author":"JA Kahle","year":"2005","unstructured":"Kahle, J.A., Day, M.N., Hofstee, H.P., Johns, C.R., Maeurer, T.R., Shippy, D.: Introduction to the cell multiprocessor. IBM J. Res. Dev. - POWER5 Packag. Arch. 49(4), 589\u2013604 (2005). IBM Corp, Riverton","journal-title":"IBM J. Res. Dev. - POWER5 Packag. Arch."},{"key":"4_CR6","volume-title":"Understanding the Linux Kernel","author":"C Marco","year":"2002","unstructured":"Marco, C., Faniel, P.B.: Understanding the Linux Kernel. O\u2019Reilly Media, Sebastopol (2002)"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Kumar, R., Tullsen, D.M., Ranganathan, P., Jouppi, N.P., Farkas, K.I.: Single-ISA heterogeneous multi-core architectures for multithreaded workload performance. In: the 31th Annual International Symposium on Computer Architecture (ISCA2004), pp. 64\u201375. ACM, New York (2004)","DOI":"10.1145\/1028176.1006707"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Ghiasi, S., Keller, T., Rawson, F.: Scheduling for heterogeneous processors in server systems. In: the 2nd Conference on Computing Frontiers (CF2005), pp.199\u2013210. ACM, New York (2005)","DOI":"10.1145\/1062261.1062295"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Becchi, M., Crowley, P.: Dynamic thread assignment on heterogeneous multiprocessor architectures. In: The 3rd Conference on Computing Frontiers (CF2006), pp. 29\u201340. ACM, New York (2006)","DOI":"10.1145\/1128022.1128029"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Kumar, R., Tullsen, D.M., Jouppi, N.P.: Core architecture optimization for heterogeneous chip multiprocessors. In: The 15th International Conference on Parallel Architectures and Compilation Techniques (PACT2006), pp. 23\u201332. ACM, New York (2006)","DOI":"10.1145\/1152154.1152162"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Rangan, K., Powell, M.D., Wei, G., Brooks, D.: Achieving uniform performance and maximizing throughput in the presence of heterogeneity. In: The 17th International Symposium on High-Performance Computer Architecture (HPCA2011), pp. 3\u201314. IEEE, San Antonio (2011)","DOI":"10.1109\/HPCA.2011.5749712"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Teodorescu, R., Torrellas, J.: Variation-aware application scheduling and power management for chip multiprocessors. In: The 35th Annual International Symposium on Computer Architecture (ISCA2008), pp. 363\u2013374. IEEE, Beijing (2008)","DOI":"10.1109\/ISCA.2008.40"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Koufaty, D., Reddy, D., Hahn, S.: Bias scheduling in heterogeneous multi-core architectures. In: The 5th European Conference on Computer Systems, pp. 125\u2013138. ACM, New York (2010)","DOI":"10.1145\/1755913.1755928"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Winter, J.A., Albonesi, D.H., Shoemaker, C.A.: Scalable thread scheduling and global power management for heterogeneous many-core architectures. In: the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT2010), pp. 29\u201340. ACM, New York (2010)","DOI":"10.1145\/1854273.1854283"},{"key":"4_CR15","doi-asserted-by":"publisher","first-page":"9","DOI":"10.2307\/2312726","volume":"69","author":"D Gale","year":"1962","unstructured":"Gale, D., Shapley, L.S.: College admissions and the stability of marriage. Am. Math. Mon. 69, 9\u201315 (1962)","journal-title":"Am. Math. Mon."},{"key":"4_CR16","unstructured":"Stable matching: theory, evidence, and practical design. http:\/\/www.nobelprize.org\/nobel_prizes\/economic-sciences\/laureates\/2012\/popular-economicsciences2012.pdf"},{"issue":"4","key":"4_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning, J.L.: SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Archit. News 34(4), 1\u201317 (2006). ACM, New York","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"Weidan, W., Benjamin, C.L.: Inferred models for dynamic and sparse hardware-software spaces. In: The 45th Annual IEEE\/ACM International Symposium on Microarchitecture (Micro2012), pp. 413\u2013424. IEEE, Washington (2012)","DOI":"10.1109\/MICRO.2012.45"},{"issue":"2","key":"4_CR19","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1145\/1531793.1531804","volume":"43","author":"D Shelepov","year":"2009","unstructured":"Shelepov, D., Saez Alcaide, J.C., Jeffery, S., Fedorova, A., Perez, N., Huang, Z.F., Blagodurov, S., Kumar, V.: HASS: a scheduler for heterogeneous multicore systems. ACM SIGOPS Operating Syst. Rev. 43(2), 66\u201375 (2009). ACM, New York","journal-title":"ACM SIGOPS Operating Syst. Rev."},{"key":"4_CR20","doi-asserted-by":"crossref","unstructured":"Shouqing, H., Qi, L., Longbing, Z., Jian, W.: Processes scheduling on heterogeneous multicore architecture with hardware support. In: The 6th International Conference on Networking, Architecture and Storage (NAS2011), pp. 236\u2013241. IEEE, Dalian (2011)","DOI":"10.1109\/NAS.2011.26"},{"key":"4_CR21","doi-asserted-by":"crossref","unstructured":"Van, C.K., Jaleel, A., Eeckhout, L., Narvaez, P., Emer, J.: Scheduling heterogeneous multicores through performance impact estimation (PIE). In: the 39th Annual International Symposium on Computer Architecture (ISCA2012), pp. 213\u2013224. IEEE, Portland (2012)","DOI":"10.1145\/2366231.2337184"},{"issue":"3","key":"4_CR22","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/MM.2007.56","volume":"27","author":"H Kenneth","year":"2007","unstructured":"Kenneth, H., Lieven, E.: Microarchitecture-independent workload characterization. IEEE Micro Hot Tutirials 27(3), 63\u201372 (2007). IEEE","journal-title":"IEEE Micro Hot Tutirials"},{"key":"4_CR23","unstructured":"Eranian, S.: Perfmon2: a flexible performance monitoring interface for Linux. In: Ottawa Linux Symposium Proceedings, pp.269\u2013288 (2006)"},{"key":"4_CR24","doi-asserted-by":"crossref","unstructured":"Suh, G.E., Devadas, S., Rudolph, L.: A new memory monitoring scheme for memory-aware scheduling and partitioning. In: the 18th International Symposium on High-Performance Computer Architecture (HPCA2002), pp. 117\u2013128. IEEE, Boston (2002)","DOI":"10.1109\/HPCA.2002.995703"},{"key":"4_CR25","doi-asserted-by":"crossref","unstructured":"Mericas, A.: Performance monitoring on the POWER5 microprocessor. In: John, L.K., Eeckhout, L. (eds.) Performance Evaluation and Benchmarking, pp.247\u2013266. CRC Press, Boca Raton (2005)","DOI":"10.1201\/9781420037425.ch12"},{"issue":"2","key":"4_CR26","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011). ACM, New York","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"4_CR27","doi-asserted-by":"crossref","unstructured":"Li, S., Ahn, J.H., Strong, R.D., Brockman, J.B., Tullsen, D.M., Jouppi, N.P.: McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: the 42th Annual IEEE\/ACM International Symposium on Microarchitecture (Micro2009), pp. 469\u2013480. IEEE, New York (2009)","DOI":"10.1145\/1669112.1669172"},{"issue":"3","key":"4_CR28","doi-asserted-by":"publisher","first-page":"93","DOI":"10.1145\/1555815.1555769","volume":"37","author":"MD Powell","year":"2009","unstructured":"Powell, M.D., Biswas, A., Gupta, S., Mukherjee, S.: Architectural core salvaging in a multicore processor for hard-error tolerance. ACM SIGARCH Computer Architecture News 37(3), 93\u2013104 (2009). ACM, New York","journal-title":"ACM SIGARCH Computer Architecture News"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-23216-4_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T00:16:20Z","timestamp":1748564180000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-23216-4_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319232157","9783319232164"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-23216-4_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"15 August 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}