{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:40:44Z","timestamp":1742913644141,"version":"3.40.3"},"publisher-location":"Cham","reference-count":29,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319233888"},{"type":"electronic","value":"9783319233895"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-23389-5_3","type":"book-chapter","created":{"date-parts":[[2015,11,14]],"date-time":"2015-11-14T06:05:02Z","timestamp":1447481102000},"page":"35-53","source":"Crossref","is-referenced-by-count":0,"title":["Variability-Aware Voltage Island Management for Near-Threshold Computing with Performance Guarantees"],"prefix":"10.1007","author":[{"given":"Ioannis","family":"Stamelakos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sotirios","family":"Xydis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Palermo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristina","family":"Silvano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Borkar S (2010) The exascale challenge. In: 2010 International Symposium on VLSI design automation and test (VLSI-DAT), pp 2\u20133","DOI":"10.1109\/VDAT.2010.5496640"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Carlson TE, Heirman W, Eeckhout L (2011) Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulations. In: International conference for high performance computing, networking, storage and analysis (SC)","DOI":"10.1145\/2063384.2063454"},{"issue":"4","key":"3_CR3","doi-asserted-by":"publisher","first-page":"956","DOI":"10.1109\/JSSC.2007.917509","volume":"43","author":"L Chang","year":"2008","unstructured":"Chang L, Montoye R, Nakamura Y, Batson K, Eickemeyer R, Dennard R, Haensch W, Jamsek D (2008) An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches. IEEE J Solid State Circuits 43(4):956\u2013963","journal-title":"IEEE J Solid State Circuits"},{"issue":"5","key":"3_CR4","doi-asserted-by":"publisher","first-page":"256","DOI":"10.1109\/JSSC.1974.1050511","volume":"9","author":"R Dennard","year":"1974","unstructured":"Dennard R, Gaensslen F, Rideout V, Bassous E, LeBlanc A (1974) Design of ion-implanted MOSFET\u2019s with very small physical dimensions. IEEE J Solid State Circuits 9(5):256\u2013268","journal-title":"IEEE J Solid State Circuits"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Dreslinski RG, Zhai B, Mudge TN, Blaauw D, Sylvester D (2007) An energy efficient parallel architecture using near threshold operation. In: PACT, pp 175\u2013188","DOI":"10.1109\/PACT.2007.4336210"},{"issue":"2","key":"3_CR6","doi-asserted-by":"publisher","first-page":"253","DOI":"10.1109\/JPROC.2009.2034764","volume":"98","author":"RG Dreslinski","year":"2010","unstructured":"Dreslinski RG, Wieckowski M, Blaauw D, Sylvester D, Mudge TN (2010) Near-threshold computing: reclaiming Moore\u2019s law through energy efficient integrated circuits. Proc IEEE 98(2):253\u2013266","journal-title":"Proc IEEE"},{"issue":"4","key":"3_CR7","doi-asserted-by":"publisher","first-page":"360","DOI":"10.1109\/92.645062","volume":"5","author":"M Eisele","year":"1997","unstructured":"Eisele M, Berthold J, Schmitt-Landsiedel D, Mahnkopf R (1997) The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits. IEEE Trans Very Large Scale Integr Syst 5(4):360\u2013368","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Esmaeilzadeh H, Blem E, St Amant R, Sankaralingam K, Burger D (2011) Dark silicon and the end of multicore scaling. In: Proceedings of the 38th annual international symposium on computer architecture, ISCA\u201911, pp 365\u2013376","DOI":"10.1145\/2000064.2000108"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Faust GG, Zhang R, Skadron K, Stan MR, Meyer BH (2012) ArchFP: rapid proto-typing of pre-RTL floorplans. In: Katkoori S, Guthaus MR, Coskun AK, Burg A, Reis R (eds) VLSI-SoC, pp 183\u2013188","DOI":"10.1109\/VLSI-SoC.2012.6379027"},{"issue":"2","key":"3_CR10","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/MM.2011.18","volume":"31","author":"N Goulding-Hotta","year":"2011","unstructured":"Goulding-Hotta N, Sampson J, Venkatesh G, Garcia S, Auricchio J, Huang P, Arora M, Nath S, Bhatt V, Babb J, Swanson S, Taylor M (2011) The GreenDroid mobile application processor: an architecture for silicon\u2019s dark future. IEEE Micro 31(2):86\u201395","journal-title":"IEEE Micro"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Govindaraju V, Ho CH, Sankaralingam K (2011) Dynamically specialized datapaths for energy efficient computing. In: 2011 IEEE 17th international symposium on high performance computer architecture (HPCA), pp 503\u2013514","DOI":"10.1109\/HPCA.2011.5749755"},{"issue":"8","key":"3_CR12","doi-asserted-by":"publisher","first-page":"1392","DOI":"10.1109\/TVLSI.2011.2160001","volume":"20","author":"S Herbert","year":"2012","unstructured":"Herbert S, Garg S, Marculescu D (2012) Exploiting process variability in voltage\/frequency control. IEEE Trans Very Large Scale Integr Syst 20(8):1392\u20131404","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"3_CR13","unstructured":"Kanter D (2008) Inside Nehalem: Intel\u2019s future processor and system. http:\/\/www.realworldtech.com"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"Karpuzcu UR, Kolluru KB, Kim NS, Torrellas J (2012) VARIUS-NTV: a microarchitectural model to capture the increased sensitivity of manycores to process variations at near-threshold voltages. In: IEEE\/IFIP international conference on dependable systems and networks, DSN, pp 1\u201311","DOI":"10.1109\/DSN.2012.6263951"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Karpuzcu UR, Sinkar AA, Kim NS, Torrellas J (2013) EnergySmart: toward energy-efficient manycores for near-threshold computing. In: HPCA, pp 542\u2013553","DOI":"10.1109\/HPCA.2013.6522348"},{"issue":"5","key":"3_CR16","doi-asserted-by":"publisher","first-page":"816","DOI":"10.1109\/TCAD.2010.2043587","volume":"29","author":"SS Majzoub","year":"2010","unstructured":"Majzoub SS, Saleh RA, Wilton SJE, Ward RK (2010) Energy optimization for many-core platforms: communication and PVT aware voltage-island formation and voltage selection algorithm. Trans Comput Aided Des Integr Circuits Syst 29(5):816\u2013829","journal-title":"Trans Comput Aided Des Integr Circuits Syst"},{"issue":"2","key":"3_CR17","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1109\/JPROC.2009.2035453","volume":"98","author":"D Markovic","year":"2010","unstructured":"Markovic D, Wang C, Alarcon L, Liu TT, Rabaey J (2010) Ultralow-power design in near-threshold region. Proc IEEE 98(2):237\u2013252","journal-title":"Proc IEEE"},{"key":"3_CR18","doi-asserted-by":"crossref","unstructured":"Paterna F, Reda S (2013) Mitigating dark-silicon problems using superlattice-based thermoelectric coolers. In: Proceedings of the conference on design, automation and test in Europe, EDA Consortium, San Jose, CA, USA, DATE\u201913, pp 1391\u20131394","DOI":"10.7873\/DATE.2013.284"},{"key":"3_CR19","doi-asserted-by":"crossref","unstructured":"Pinckney N, Sewell K, Dreslinski RG, Fick D, Mudge T, Sylvester D, Blaauw D (2012) Assessing the performance limits of parallelized near-threshold computing. In: Proceedings of the 49th design automation conference, pp 1147\u20131152","DOI":"10.1145\/2228360.2228571"},{"key":"3_CR20","doi-asserted-by":"crossref","unstructured":"Raghavan A, Luo Y, Chandawalla A, Papaefthymiou MC, Pipe KP, Wenisch TF, Martin MMK (2012) Computational sprinting. In: IEEE HPCA, pp 249\u2013260","DOI":"10.1109\/HPCA.2012.6169031"},{"issue":"1","key":"3_CR21","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/TSM.2007.913186","volume":"21","author":"S Sarangi","year":"2008","unstructured":"Sarangi S, Greskamp B, Teodorescu R, Nakano J, Tiwari A, Torrellas J (2008) VARIUS: a model of process variation and resulting timing errors for microarchitects. IEEE Trans Semicond Manuf 21(1):3\u201313","journal-title":"IEEE Trans Semicond Manuf"},{"issue":"9","key":"3_CR22","doi-asserted-by":"publisher","first-page":"1597","DOI":"10.1109\/TVLSI.2010.2055589","volume":"19","author":"A Sasan","year":"2011","unstructured":"Sasan A, Homayoun H, Eltawil AM, Kurdahi FJ (2011) Inquisitive defect cache: a means of combating manufacturing induced process variation. IEEE Trans Very Large Scale Integr Syst 19(9):1597\u20131609","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"3_CR23","doi-asserted-by":"crossref","unstructured":"Silvano C, Palermo G, Xydis S, Stamelakos IS (2014) Voltage island management in near threshold manycore architectures to mitigate dark silicon. In: Design, automation & test in Europe conference & exhibition, DATE 2014, Dresden, Germany, March 24\u201328, 2014, pp 1\u20136","DOI":"10.7873\/DATE.2014.214"},{"issue":"4","key":"3_CR24","doi-asserted-by":"publisher","first-page":"747","DOI":"10.1109\/TVLSI.2013.2257900","volume":"22","author":"AA Sinkar","year":"2014","unstructured":"Sinkar AA, Ghasemi HR, Schulte MJ, Karpuzcu UR, Kim NS (2014) Low-cost per-core voltage domain support for power-constrained high-performance processors. IEEE Trans Very Large Scale Integr Syst 22(4):747\u2013758","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"3_CR25","doi-asserted-by":"crossref","unstructured":"Stamelakos I, Xydis S, Palermo G, Silvano C (2014) Variation aware voltage island formation for power efficient near-threshold manycore architectures. In: Proceedings of the ASP-DAC, ASP-DAC\u201914","DOI":"10.1109\/ASPDAC.2014.6742907"},{"key":"3_CR26","doi-asserted-by":"crossref","unstructured":"Torrellas J (2014) Extreme-scale computer architecture: energy efficiency from the ground up. In: Proceedings of the conference on design, automation and Test in Europe, DATE\u201914","DOI":"10.7873\/DATE.2014.213"},{"key":"3_CR27","doi-asserted-by":"crossref","unstructured":"Turakhia Y, Raghunathan B, Garg S, Marculescu D (2013) HaDeS: architectural synthesis for heterogeneous dark silicon chip multi-processors. In: DAC, ACM, pp 173\u2013178","DOI":"10.1145\/2463209.2488948"},{"issue":"2","key":"3_CR28","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1145\/225830.223990","volume":"23","author":"SC Woo","year":"1995","unstructured":"Woo SC, Ohara M, Torrie E, Singh JP, Gupta A (1995) The SPLASH-2 programs: characterization and methodological considerations. SIGARCH Comput Arch News 23(2):24\u201336","journal-title":"SIGARCH Comput Arch News"},{"key":"3_CR29","doi-asserted-by":"crossref","unstructured":"Li S, Ahn JH, Strong RD, Brockman JB, Tullsen DM, Jouppi NP (2009) McPAT: an integrated power, area, and timing modeling framework for multi-core and many-core architectures. In: Proceedings of the 42nd annual IEEE\/ACM international symposium on Microarch20tecture, MICRO 42, pp 469\u2013480","DOI":"10.1145\/1669112.1669172"}],"container-title":["Near Threshold Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-23389-5_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T05:28:53Z","timestamp":1675142933000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-23389-5_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319233888","9783319233895"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-23389-5_3","relation":{},"subject":[],"published":{"date-parts":[[2016]]}}}