{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T04:10:44Z","timestamp":1748751044075,"version":"3.41.0"},"publisher-location":"Cham","reference-count":68,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319233888"},{"type":"electronic","value":"9783319233895"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-23389-5_5","type":"book-chapter","created":{"date-parts":[[2015,11,14]],"date-time":"2015-11-14T06:05:02Z","timestamp":1447481102000},"page":"75-100","source":"Crossref","is-referenced-by-count":2,"title":["Memories for NTC"],"prefix":"10.1007","author":[{"given":"Tobias","family":"Gemmeke","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed M.","family":"Sabry","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"Stuijt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pieter","family":"Schuddinck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5_CR1","unstructured":"Andersson O et al (2013) Dual-VT 4kb sub-VT memories with <1 pW\/bit leakage in 65 nm CMOS. In: European solid state circuits conference (ESSCIRC), Bucharest, pp 197\u2013200"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Andersson O, Mohammadi B, Meinerzhagen P, Rodrigues JN (2014) A 35fJ\/bit-access sub-VT memory using a dual-bit area-optimized standard-cell in 65 nm CMOS. In: European solid state circuits conference (ESSCIRC), Venice Lido, pp 243\u2013246","DOI":"10.1109\/ESSCIRC.2014.6942067"},{"issue":"2","key":"5_CR3","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1007\/s11265-005-6648-1","volume":"41","author":"Luca Benini","year":"2005","unstructured":"Benini L et al (2005) MPARM: exploring the multi-processor SoC design space with SystemC. J VLSI Sig Proc Syst (41):169\u2013182","journal-title":"Journal of VLSI signal processing systems for signal, image and video technology"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Bhavnagarwala A et al (2005) Fluctuation limits & scaling opportunities for CMOS SRAM cells. In: International electron devices meeting (IEDM), Washington, pp 659\u2013662","DOI":"10.1109\/IEDM.2005.1609437"},{"key":"5_CR5","unstructured":"CACTI 6.0. An integrated cache access time, cycle time, area, leakage, and dynamic power model for uniform and non-uniform cache architectures. http:\/\/www.cs.utah.edu\/~rajeev\/cacti6"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Calhoun BH, Chandrakasan A (2006) A 256kb sub-threshold SRAM in 65nm CMOS. In: International solid state circuits conference (ISSCC), San Francisco, pp 2592\u20132593","DOI":"10.1109\/ISSCC.2006.1696325"},{"issue":"3","key":"5_CR7","doi-asserted-by":"crossref","first-page":"680","DOI":"10.1109\/JSSC.2006.891726","volume":"42","author":"Benton Highsmith Calhoun","year":"2007","unstructured":"Calhoun BH, Chandrakasan AP (2007) A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation. J Solid State Circuits 42:680\u2013688","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"9","key":"5_CR8","doi-asserted-by":"crossref","first-page":"1992","DOI":"10.1109\/TCSI.2012.2185303","volume":"59","author":"Andrea Calimera","year":"2012","unstructured":"Calimera A, Macii A, Macii E, Poncino M (2012) Design techniques and architectures for low-leakage SRAMs. In: Transactions on circuits and systems-I (TCAS-I), (59):1992\u20132007","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Chang L et al (2005) Stable SRAM cell design for the 32 nm node and beyond. In: Symposium on VLSI technology, Kyoto, pp 128\u2013129","DOI":"10.1109\/.2005.1469239"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Chang IJ, Kim J-J, Park SP, Roy K (2008) A 32kb 10T subthreshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS. In: International solid state conference (ISSCC), San Francisco, pp 388\u2013389","DOI":"10.1109\/ISSCC.2008.4523220"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Chang M-H, Chiu Y-T, Hwang W (2012) Design and iso-area analysis of 9T subthreshold SRAM with bit-interleaving scheme in 65-nm CMOS. In: Transactions on circuits and systems \u2013 II (TCAS-II), (59):429\u2013433","DOI":"10.1109\/TCSII.2012.2198984"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Chang M et al (2013) A sub-0.3V area-efficient L-shaped 7T SRAM with read bitline swing expansion schemes based on boosted read-bitline, asymmetric-VTH read-port, and offset cell VDD biasing techniques. J Solid State Circuits (48):2558\u20132569","DOI":"10.1109\/JSSC.2013.2273835"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Clerc S et al (2012) A 65nm SRAM achieving 250mV retention and 350mV, 1MHz, 55fJ\/bit access energy, with bit-interleaved radiation soft error tolerance. In: European solid state circuits conference (ESSCIRC), Bordeaux, pp 313\u2013316","DOI":"10.1109\/ESSCIRC.2012.6341317"},{"key":"5_CR14","unstructured":"Fish R (2012) Future of computers \u2013 Part 2: the power wall. EDN network, January 2012"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"Fujiwara H et al (2008) Quality of a Bit (QoB): a new concept in dependable SRAM. In: International symposium on quality electronic design (ISQED), San Jose, pp 98\u2013102","DOI":"10.1109\/ISQED.2008.4479706"},{"key":"5_CR16","unstructured":"Fujiwara H et al (2013) A 20nm 0.6V 2.1\u03bcW\/MHz 128kb SRAM with no half select issue by interleave wordline and hierarchical bitline scheme. In: Symposium VLSI circuits, Kyoto, pp C118\u2013C119"},{"key":"5_CR17","doi-asserted-by":"crossref","unstructured":"Fukuda T et al (2014) A 7ns-access-time 25uW\/MHz 128kb SRAM for low-power fast wake-up MCU in 65nm CMOS with 27fA\/b retention current. In: International solid state conference (ISSCC), San Francisco, pp 236\u2013237","DOI":"10.1109\/ISSCC.2014.6757415"},{"key":"5_CR18","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1016\/j.sse.2013.02.006","volume":"84","author":"Tobias Gemmeke","year":"2013","unstructured":"Gemmeke T et al. (2013) Cell libraries for robust low-voltage operation in nanometer technologies. J Solid State Electron (84):132\u2013141","journal-title":"Solid-State Electronics"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"Hung LD et al (2007) Utilization of SECDED for soft error and variation-induced defect tolerance in caches. In: Design, automation, and test in Europe conference (DATE), Nice, pp 1\u20136","DOI":"10.1109\/DATE.2007.364447"},{"key":"5_CR20","unstructured":"Itoh K, Fridi AR, Bellaouar A, Elmasry MI (1996) A deep sub-V, single power-supply SRAM cell with multi-VT, boosted storage node and dynamic load. In: Proceedings of symposium on VLSI circuits, Honolulu, pp 132\u2013133"},{"key":"5_CR21","doi-asserted-by":"crossref","unstructured":"Khellah M et al (2006) A 4.2GHz 0.3mm2 256kb dual-Vcc SRAM building block in 65 nm CMOS. In: International solid state circuits conference (ISSCC), San Francisco, pp 2572\u20132581","DOI":"10.1109\/ISSCC.2006.1696323"},{"issue":"3","key":"5_CR22","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/TVLSI.2004.842903","volume":"13","author":"C.H. Kim","year":"2005","unstructured":"Kim CH, Kim J-J, Mukhopadhyay S, Roy K (2005) A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations. IEEE Trans VLSI Syst 13:349\u2013357","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"5_CR23","doi-asserted-by":"crossref","unstructured":"Kim T-H, Liu J, Kim CH (2008) A voltage scalable 0.26V, 64kb 8T SRAM with Vmin lowering techniques and deep sleep mode. In: Custom integrated circuits conference (CICC), San Jose, pp 407\u2013410","DOI":"10.1109\/CICC.2008.4672106"},{"key":"5_CR24","doi-asserted-by":"crossref","unstructured":"Kim D et al (2011) A 1.85fW\/bit ultra low leakage 10T SRAM with speed compensation scheme. In: International symposium on circuits and systems (ISCAS), Rio de Janeiro, pp 69\u201372","DOI":"10.1109\/ISCAS.2011.5937503"},{"key":"5_CR25","doi-asserted-by":"crossref","unstructured":"Konijnenburg M et al (2013) Reliable and energy-efficient 1MHz 0.4V dynamically reconfigurable SoC for ExG applications in 40nm LP CMOS. In: International solid state circuits conference (ISSCC), San Francisco, pp 430\u2013431","DOI":"10.1109\/ISSCC.2013.6487801"},{"key":"5_CR69","doi-asserted-by":"crossref","unstructured":"Kulkarni JP, Kim K, Roy K (2007) A 160 mV, Fully Differential, Robust Schmitt Trigger Based Sub-threshold SRAM. In: Int. Symp. on Low Power Electronics and Design (ISLPED), pp. 171\u2013176","DOI":"10.1145\/1283780.1283818"},{"key":"5_CR26","doi-asserted-by":"crossref","unstructured":"Kulkarni JP, Kim K, Park SP, Roy K (2008) Process variation tolerant SRAM array for ultra low voltage applications. In: Design automation conference (DAC), Anaheim, pp 108\u2013113","DOI":"10.1145\/1391469.1391498"},{"issue":"6","key":"5_CR27","doi-asserted-by":"crossref","first-page":"803","DOI":"10.1109\/JSSC.1983.1052035","volume":"18","author":"J. Lohstroh","year":"1983","unstructured":"Lohstroh J, Seevinck E, Groot J (1983) Worst-case static noise margin criteria for logic circuits and their mathematical equivalence. J Solid State Circuits (18):803\u2013806","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"5_CR28","doi-asserted-by":"crossref","first-page":"917","DOI":"10.1109\/JSSC.2012.2237571","volume":"48","author":"Noriaki Maeda","year":"2013","unstructured":"Maeda N et al (2013) A 0.41 \u03bcA standby leakage 32 kb embedded SRAM with low-voltage resume-standby utilizing all digital current comparator in 28 nm HKMG CMOS. J Solid State Circuits (48):917\u2013923","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"5_CR29","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1007\/978-3-642-00955-6_23","volume-title":"Euro-Par 2008 Workshops - Parallel Processing","author":"Cor Meenderinck","year":"2009","unstructured":"Meenderinck C, Juurlink B (2008) (When) Will CMPs hit the power wall? In: Proceedings of EuroPar conference, Las Palmas, Spain, LNCS, vol 5415, pp 184\u2013193"},{"key":"5_CR30","doi-asserted-by":"crossref","unstructured":"Meinerzhagen P et al (2012) A 500 fW\/bit 14 fJ\/bit-access 4kb standard cell based sub-VT memory in 65nm CMOS. In: European solid state circuits conference (ESSCIRC), Bordeaux, pp 321\u2013324","DOI":"10.1109\/ESSCIRC.2012.6341319"},{"key":"5_CR31","doi-asserted-by":"crossref","unstructured":"Miyaji K et al (2011) Improvement of read margin and its distribution by Vth mismatch self-repair in 6T-SRAM with asymmetric pass gate transistor formed by post-process local electron injection. J Solid State Circuits (46):2180\u20132188","DOI":"10.1109\/JSSC.2011.2147030"},{"key":"5_CR32","doi-asserted-by":"crossref","unstructured":"Morita Y et al (2007) An area-conscious low-voltage-oriented 8T-SRAM design under DVS environment. In: Proceedings of IEEE symposium on VLSI circuits, Kyoto, pp 256\u2013257","DOI":"10.1109\/VLSIC.2007.4342741"},{"issue":"5.6","key":"5_CR33","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1147\/rd.475.0525","volume":"47","author":"Y. Nakagome","year":"2003","unstructured":"Nakagome Y, Horiguchi M, Kawahara T, Itoh K (2003) Review and future prospects of low-voltage RAM circuits. IBM J Res Dev (47):525\u2013552","journal-title":"IBM Journal of Research and Development"},{"key":"5_CR34","doi-asserted-by":"publisher","first-page":"684","DOI":"10.1109\/JSSC.2004.825235","volume":"39","author":"K Nii","year":"2004","unstructured":"Nii K et al (2004) A 90-nm low-power 32-kB embedded SRAM with gate leakage suppression circuit for mobile applications. J Solid State Circuits 39:684\u2013693","journal-title":"J Solid State Circuits"},{"key":"5_CR35","unstructured":"Nii K et al (2007) A 0.5V 100MHz PD-SOI SRAM with enhanced read stability and write margin by asymmetric MOSFET and forward body bias. In: International solid state circuits conference (ISSCC), San Francisco, pp 326\u2013327"},{"key":"5_CR36","doi-asserted-by":"crossref","unstructured":"Nii K et al (2013) A cost-effective 45nm 6T-SRAM reducing 50mV Vmin and 53% standby leakage with multi-Vt asymmetric halo MOS and write assist circuitry. In: International symposium on quality electronic design (ISQED), Santa Clara, pp 438\u2013441","DOI":"10.1109\/ISQED.2013.6523648"},{"key":"5_CR37","unstructured":"NXP. NXP ARM-based microntrollers. www.nxp.com\/documents\/datasheet\/LH7A400N.pdf"},{"issue":"4","key":"5_CR38","doi-asserted-by":"crossref","first-page":"820","DOI":"10.1109\/JSSC.2007.891648","volume":"42","author":"Shigeki Ohbayashi","year":"2007","unstructured":"Ohbayashi S et al (2007) A 65-nm SoC embedded 6T-SRAM designed for manufacturability with read and write operation stabilizing circuits. J Solid State Circuits 42:820\u2013829","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"5_CR39","doi-asserted-by":"crossref","first-page":"813","DOI":"10.1109\/JSSC.2007.892153","volume":"42","author":"Harold Pilo","year":"2007","unstructured":"Pilo H et al (2007) An SRAM design in 65-nm technology node featuring read and write-assist circuits to expand operating voltage. J Solid State Circuits 42:813\u2013819","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"5_CR40","doi-asserted-by":"crossref","unstructured":"Qazi M, Sinangil ME, Chandrakasan AP (2011) Challenges and directions for low-voltage SRAM. In: IEEE design & test of computers, (28):32\u201343","DOI":"10.1109\/MDT.2010.115"},{"key":"5_CR41","unstructured":"Qin H et al (2004) SRAM leakage suppression by minimizing standby supply voltage. In: International symposium on quality electronic design (ISQED), San Jose, pp 55\u201360"},{"key":"5_CR42","doi-asserted-by":"crossref","unstructured":"Qin H et al (2008) Error-tolerant SRAM design for ultra-low power standby operation. International symposium on quality electronic design (ISQED), San Jose, pp 30\u201334","DOI":"10.1109\/ISQED.2008.4479693"},{"key":"5_CR43","doi-asserted-by":"crossref","unstructured":"Raghavan P et al (2015) Holistic device exploration for 7nm node. In: Custom integrated circuits conference (CICC) San Jose, pp 16.1.1\u201316.1.4","DOI":"10.1109\/CICC.2015.7338377"},{"key":"5_CR44","doi-asserted-by":"crossref","unstructured":"Rooseleer B, Dehaene W (2013) A 40 nm, 454MHz 114 fJ\/bit area-efficient SRAM memory with integrated charge pump. In: European solid state circuits conference (ESSCIRC), pp 201\u2013204","DOI":"10.1109\/ESSCIRC.2013.6649107"},{"key":"5_CR45","doi-asserted-by":"crossref","unstructured":"Rooseleer B, Cosemans S, Dehaene W (2011) A 65 nm, 850 MHz, 256 kbit, 4.3 pJ\/access, ultra low leakage power memory using dynamic cell stability and a dual swing data link. In: European solid state circuits conference (ESSCIRC), Bucharest, Helsinki, pp 519\u2013522","DOI":"10.1109\/ESSCIRC.2011.6044936"},{"key":"5_CR46","doi-asserted-by":"crossref","unstructured":"Sabry MM et al (2012) A hybrid HW-SW approach for intermittent error mitigation in streaming-based embedded systems. In: Design, automation, and test in europe conference (DATE), Dresden, pp 1110\u20131113","DOI":"10.1109\/DATE.2012.6176661"},{"key":"5_CR47","doi-asserted-by":"crossref","unstructured":"Sabry MM et al (2014) OCEAN: an optimized HW\/SW reliability mitigation approach for scratchpad memories in real-time SoCs. ACM TECS (13): art. 138","DOI":"10.1145\/2584667"},{"key":"5_CR48","doi-asserted-by":"crossref","unstructured":"Seongmoo H, Barr K, Hampton M, Asanovic K (2002) Dynamic fine-grain leakage reduction using leakage-biased bitlines. In: International symposium on computer arithmetic (ISCA), Anchorage, pp 137\u2013147","DOI":"10.1145\/545214.545231"},{"key":"5_CR49","doi-asserted-by":"crossref","unstructured":"Sil A, Ghosh S, Bayoumi M (2007) A novel 90nm 8T SRAM cell with enhanced stability. In: International conference integrated circuit design and technology (ICICDT), Austin, pp 1\u20134","DOI":"10.1109\/ICICDT.2007.4299582"},{"key":"5_CR50","doi-asserted-by":"crossref","unstructured":"Sinangil ME, Verma N, Chandrakasan AP (2008) A reconfigurable 65nm SRAM achieving voltage scalability from 0.25\u20131.2V and performance scalability from 20kHz\u2013200MHz. In: European solid state circuits conference (ESSCIRC), Edinburgh, pp 282\u2013285","DOI":"10.1109\/ESSCIRC.2008.4681847"},{"issue":"1","key":"5_CR51","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1109\/JSSC.2005.859030","volume":"41","author":"K. Takeda","year":"2006","unstructured":"Takeda K et al (2006) A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications. J Solid State Circuits (41):113\u2013121","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"5_CR52","doi-asserted-by":"crossref","first-page":"815","DOI":"10.1109\/JSSC.2006.870763","volume":"41","author":"Y. Takeyama","year":"2006","unstructured":"Takeyama Y et al (2006) A low leakage SRAM macro with replica cell biasing scheme. J Solid State Circuits (41):815\u2013822","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"5_CR53","doi-asserted-by":"crossref","unstructured":"Theon A et al (2013) Impact of multi-gate device architectures on digital and analog circuits and its implications on system-on-chip technologies. In: International electron devices meeting (IEDM) Washington, pp 17.3.1\u201317.3.3","DOI":"10.1109\/IEDM.2013.6724647"},{"key":"5_CR54","doi-asserted-by":"crossref","unstructured":"Verma N, Chandrakasan A (2007)A 65nm 8T Sub-Vt SRAM employing sense-amplifier redundancy. In: International solid state circuits conference (ISSCC), San Francisco, pp 328\u2013329","DOI":"10.1109\/ISSCC.2007.373427"},{"key":"5_CR55","doi-asserted-by":"crossref","unstructured":"Wang J, Calhoun BH (2008) Techniques to extend canary-based standby VDD scaling for SRAMs to 45 nm and beyond. J Solid State Circuits (45):2514\u20132523","DOI":"10.1109\/JSSC.2008.2005814"},{"issue":"1","key":"5_CR56","doi-asserted-by":"crossref","first-page":"310","DOI":"10.1109\/JSSC.2004.837945","volume":"40","author":"A. Wang","year":"2005","unstructured":"Wang A, Chandrakasan A (2005) A 180-mV subthreshold FFT processor using a minimum energy design methodology. J Solid State Circuits (40):310\u2013319","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"5_CR57","doi-asserted-by":"crossref","first-page":"172","DOI":"10.1109\/JSSC.2007.907996","volume":"43","author":"Yih Wang","year":"2008","unstructured":"Wang Y et al (2008) A 1.1 GHz 12 \u03bcA\/Mb-leakage SRAM design in 65 nm ultra-low-power CMOS technology with integrated leakage reduction for mobile applications. J Solid State Circuits (43):172\u2013179","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"5","key":"5_CR58","doi-asserted-by":"crossref","first-page":"559","DOI":"10.1007\/s10836-010-5168-5","volume":"26","author":"Zhen Wang","year":"2010","unstructured":"Wang Z et al (2010) Design of memories with concurrent error detection and correction by nonlinear SEC-DED codes. J Electr Test (26):559\u2013580","journal-title":"Journal of Electronic Testing"},{"issue":"5","key":"5_CR59","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/4.509850","volume":"31","author":"S.J.E. Wilton","year":"1996","unstructured":"Wilton SJE, Jouppi NP (1996) CACTI: an enhanced cache access and cycle time model. J Solid State Circuits (31):677\u2013688","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"5_CR60","unstructured":"Yabuuchi M et al (2009) A 45nm 0.6V cross-point 8T SRAM with negative biased read\/write assist. In: Proceedings of symposium on VLSI circuits, Kyoto, pp 158\u2013159"},{"key":"5_CR61","doi-asserted-by":"crossref","unstructured":"Yamaoka M et al (2004) A 300 MHz 25mA\/Mb leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile-phone application processor. In: International solid state circuits conference (ISSCC), San Francisco, pp 494\u2013495, 542","DOI":"10.1109\/JSSC.2004.838014"},{"key":"5_CR63","doi-asserted-by":"crossref","unstructured":"Yamaoka M et al (2008) 65nm low-power high-density SRAM operable at 1.0V under 3s systematic variation using separate Vth monitoring and body bias for NMOS and PMOS. In: International solid state circuits conference (ISSCC), San Francisco, pp 384\u2013385, 622","DOI":"10.1109\/ISSCC.2008.4523218"},{"key":"5_CR64","doi-asserted-by":"crossref","unstructured":"Yang W-B, Wang C-H, Chuo I-T, Hsu H-H (2012) A 300mV 10MHz 4kb 10T subthreshold SRAM for ultralow-power application. In: International symposium on intelligent signal processing and communication systems (ISPACS), New Taipei City, pp 604\u2013608","DOI":"10.1109\/ISPACS.2012.6473561"},{"key":"5_CR65","doi-asserted-by":"crossref","unstructured":"Ye Y, Khellah M, Somasekhar D, Farhang A, De V (2003) A 6-GHz 16-kB L1 cache in a 100-nm dual-VT technology using a bitline leakage reduction (BLR) technique. J Solid State Circuits 38:839\u2013842","DOI":"10.1109\/JSSC.2003.810057"},{"key":"5_CR66","doi-asserted-by":"crossref","unstructured":"Yokoyama Y et al (2014) 40nm ultra-low leakage SRAM at 170 deg.C operation for embedded flash MCU. In: International symposium on quality electronic design (ISQED), Santa Clara, 2014, pp 24\u201331","DOI":"10.1109\/ISQED.2014.6783302"},{"issue":"10","key":"5_CR67","doi-asserted-by":"crossref","first-page":"2338","DOI":"10.1109\/JSSC.2008.2001903","volume":"43","author":"Bo Zhai","year":"2008","unstructured":"Zhai B et al (2008) A variation-tolerant sub-200mV 6-T subthreshold SRAM. J Solid State Circuits (43):2338\u20132348","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"5_CR68","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1109\/JSSC.2005.859025","volume":"41","author":"K. Zhang","year":"2006","unstructured":"Zhang K et al (2006) A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply. J Solid State Circuits (41):146\u2013151","journal-title":"IEEE Journal of Solid-State Circuits"}],"container-title":["Near Threshold Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-23389-5_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T11:52:37Z","timestamp":1748692357000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-23389-5_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319233888","9783319233895"],"references-count":68,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-23389-5_5","relation":{},"subject":[],"published":{"date-parts":[[2016]]}}}