{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:23:07Z","timestamp":1742912587701,"version":"3.40.3"},"publisher-location":"Cham","reference-count":24,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319234038"},{"type":"electronic","value":"9783319234045"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-23404-5_8","type":"book-chapter","created":{"date-parts":[[2015,8,26]],"date-time":"2015-08-26T00:57:19Z","timestamp":1440550639000},"page":"105-125","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["MESS: Memory Performance Debugging on Embedded Multi-core Systems"],"prefix":"10.1007","author":[{"given":"Sudipta","family":"Chattopadhyay","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,8,27]]},"reference":[{"key":"8_CR1","unstructured":"ARM Cortex-A5 processor. http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a5.php"},{"key":"8_CR2","unstructured":"Ballybot balancing robots. http:\/\/robotics.ee.uwa.edu.au\/eyebot\/doc\/robots\/ballybot.html"},{"key":"8_CR3","unstructured":"MESS: memory performance checker for embedded multi-core systems. http:\/\/sudiptac.bitbucket.org\/papers\/mess-extended.pdf"},{"key":"8_CR4","unstructured":"Samsung Exynos processor. http:\/\/www.samsung.com\/global\/business\/semiconductor\/file\/product\/Exynos_5_Dual_User_Manaul_Public_REV100-0.pdf"},{"key":"8_CR5","unstructured":"Z3 Constraint solver. http:\/\/z3.codeplex.com\/"},{"issue":"2","key":"8_CR6","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: Simplescalar: an infrastructure for computer system modeling. Computer 35(2), 59\u201367 (2002)","journal-title":"Computer"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Banerjee, A., Chattopadhyay, S., Roychoudhury, A.: Static analysis driven cache performance testing. In: RTSS (2013)","DOI":"10.1109\/RTSS.2013.39"},{"key":"8_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1007\/978-3-642-22110-1_20","volume-title":"Computer Aided Verification","author":"P Cern\u00fd","year":"2011","unstructured":"Cern\u00fd, P., Chatterjee, K., Henzinger, T.A., Radhakrishna, A., Singh, R.: Quantitative synthesis for concurrent programs. In: Gopalakrishnan, G., Qadeer, S. (eds.) CAV 2011. LNCS, vol. 6806, pp. 243\u2013259. Springer, Heidelberg (2011)"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Chattopadhyay, S., Chong, L.K., Roychoudhury, A., Kelter, T., Marwedel, P., Falk, H.: A unified WCET analysis framework for multi-core platforms. In: TECS, vol. 13, no. 4s (2014)","DOI":"10.1145\/2584654"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Chattopadhyay, S., Eles, P., Peng, Z.: Automated software testing of memory performance in embedded GPUs. In: EMSOFT (2014)","DOI":"10.1145\/2656045.2656047"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Devietti, J., Lucia, B., Ceze, L., Oskin, M.: DMP: deterministic shared memory multiprocessing. In: ASPLOS (2009)","DOI":"10.1145\/1508244.1508255"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Godefroid, P., Klarlund, N., Sen, K.: DART: directed automated random testing. In: PLDI (2005)","DOI":"10.1145\/1065010.1065036"},{"key":"8_CR13","unstructured":"Gustafsson, J., Betts, A., Ermedahl, A., Lisper, B.: The m\u00e4lardalen WCET benchmarks: past, present and future. In: WCET (2010)"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Holton, B., Bai, K., Shrivastava, A., Ramaprasad, H.: Construction of GCCFG for inter-procedural optimizations in software managed manycore (SMM) architectures. In: CASES (2014)","DOI":"10.1145\/2656106.2656122"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Huang, J., Zhang, C., Dolby, J.: CLAP: recording local executions to reproduce concurrency failures. In: PLDI (2013)","DOI":"10.1145\/2491956.2462167"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Li, G., Li, P., Sawaya, G., Gopalakrishnan, G., Ghosh, I., Rajan, S.P.: GKLEE: concolic verification and test generation for GPUs. In: PPoPP (2012). http:\/\/www.cs.utah.edu\/formal_verification\/GKLEE\/","DOI":"10.1145\/2145816.2145844"},{"key":"8_CR17","doi-asserted-by":"crossref","unstructured":"Li, Y., Albarghouthi, A., Kincaid, Z., Gurfinkel, A., Chechik, M.: Symbolic optimization with SMT solvers. In: POPL (2014)","DOI":"10.1145\/2535838.2535857"},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Liang, Y., Mitra, T.: Instruction cache locking using temporal reuse profile. In: DAC (2010)","DOI":"10.1145\/1837274.1837362"},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"Musuvathi, M., Qadeer, S.: Iterative context bounding for systematic testing of multithreaded programs. In: PLDI (2007)","DOI":"10.1145\/1250734.1250785"},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Nagarakatte, S., Burckhardt, S., Martin, M.M.K., Musuvathi, M.: Multicore acceleration of priority-based schedulers for concurrency bug detection. In PLDI (2012)","DOI":"10.1145\/2254064.2254128"},{"key":"8_CR21","doi-asserted-by":"crossref","unstructured":"Sandberg, A., Black-Schaffer, D., Hagersten, E.: Efficient techniques for predicting cache sharing and throughput. In: PACT (2012)","DOI":"10.1145\/2370816.2370861"},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"Sandberg, A., Sembrant, A., Hagersten, E., Black-Schaffer, D.: Modeling performance variation due to cache sharing. In: HPCA (2013)","DOI":"10.1109\/HPCA.2013.6522315"},{"key":"8_CR23","doi-asserted-by":"crossref","unstructured":"Sen, K.: Race directed random testing of concurrent programs. In: PLDI (2008)","DOI":"10.1145\/1375581.1375584"},{"key":"8_CR24","doi-asserted-by":"crossref","unstructured":"Weeratunge, D., Zhang, X., Jagannathan, S.: Analyzing multicore dumps to facilitate concurrency bug reproduction. In: ASPLOS (2010)","DOI":"10.1145\/1736020.1736039"}],"container-title":["Lecture Notes in Computer Science","Model Checking Software"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-23404-5_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,28]],"date-time":"2023-01-28T12:50:41Z","timestamp":1674910241000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-23404-5_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319234038","9783319234045"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-23404-5_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"27 August 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}